论文信息 - Background Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme

Background Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme

This brief paper describes a background calibration algorithm for a pipelined ADC with an open-loop amplifier using a Split ADC structure. The open-loop amplifier is employed as a residue amplifier in the first stage of the pipelined ADC to realize low power and high speed. However the residue amplifier as well as the DAC suffer from gain error and non-linearity, and hence they need calibration; conventional background calibration methods take a long time to converge. We investigated the split ADC structure for its background calibration with fast convergence, and validated its effectiveness by MATLAB simulation.

[1] Abhilash Nair,et al. "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[2] Un-Ku Moon,et al. Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[3] Nobukazu Takai,et al. Production Test Considerations for Mixed‐signal IC with Background Calibration , 2010 .

[4] Satoshi Ito,et al. Background calibration algorithm for pipelined ADC with open-loop residue amplifier using split ADC structure , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[5] D.A. Johns,et al. An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage , 2007, IEEE Journal of Solid-State Circuits.

[6] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7] Boris Murmann,et al. Digitally Assisted Pipeline ADCs: Theory and Implementation , 2004 .