A type-safe arbitrary precision arithmetic portability layer for HLS tools
暂无分享,去创建一个
[1] James O. Coplien,et al. Curiously recurring template patterns , 1995 .
[2] Florent de Dinechin,et al. Bridging high-level synthesis and application-specific arithmetic: The case study of floating-point summations , 2017, 2017 27th International Conference on Field Programmable Logic and Applications (FPL).
[3] Satoshi Matsuoka,et al. Hardware Implementation of POSITs and Their Application in FPGAs , 2018, 2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW).
[4] Florent de Dinechin,et al. Designing Custom Arithmetic Data Paths with FloPoCo , 2011, IEEE Design & Test of Computers.
[5] Miriam Leeser,et al. Advanced Components in the Variable Precision Floating-Point Library , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[6] Jason Helge Anderson,et al. LegUp: high-level synthesis for FPGA-based processor/accelerator systems , 2011, FPGA '11.
[7] Jason Helge Anderson,et al. High-level synthesis of software-customizable floating-point cores , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[8] David B. Thomas. Templatised Soft Floating-Point for High-Level Synthesis , 2019, 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM).
[9] Adrien Prost-Boucle,et al. Fast and standalone Design Space Exploration for High-Level Synthesis under resource constraints , 2014, J. Syst. Archit..
[10] Yu Ting Chen,et al. A Survey and Evaluation of FPGA High-Level Synthesis Tools , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Florent de Dinechin,et al. Evaluating the Hardware Cost of the Posit Number System , 2019, 2019 29th International Conference on Field Programmable Logic and Applications (FPL).