A framework for satisfying input and output encoding constraints
暂无分享,去创建一个
[1] David W. Krumme,et al. Fixed Hypercube Embedding , 1987, Inf. Process. Lett..
[2] G. De Micheli. Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Christopher Duff. Codage d'automates et théorie des cubes intersectants. (State assignment of finite state machine and intersecting cube theory) , 1991 .
[4] M. P. Marcus. Derivation of Maximal Compatibles Using Boolean Algebra , 1964, IBM J. Res. Dev..
[5] Vishwani D. Agrawal,et al. STATE ASSIGNMENT FOR INITIALIZABLE SYNTHESIS , 1989 .
[6] P. K. Srimani,et al. Fail-safe realisation of sequential machines with a new two-level MOS module , 1980 .
[7] Pradip K. Srimani. MOS networks and fault-tolerant sequential machines , 1981 .
[8] Douglas B. Armstrong. On the Efficient Assignment of Internal Codes to Sequential Machines , 1962, IRE Trans. Electron. Comput..
[9] Alberto L. Sangiovanni-Vincentelli,et al. Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Gabriele Saucier,et al. State Assignment Using a New Embedding Method Based on an Intersecting Cube Theory , 1989, 26th ACM/IEEE Design Automation Conference.
[11] Utz G. Baitinger,et al. Optimal state chains and state codes in finite state machines , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Robert K. Brayton,et al. Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.
[13] Brian W. Kernighan,et al. An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..
[14] Robert K. Brayton,et al. MIS-MV: optimization of multi-level logic with multiple-values inputs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[15] Srinivas Devadas,et al. Exact algorithms for output encoding, state assignment, and four-level Boolean minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] Robert K. Brayton,et al. Optimal State Assignment for Finite State Machines , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Tiziano Villa,et al. NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.
[18] Seiyang Yang,et al. Optimum and suboptimum algorithms for input encoding and its relationship to logic minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] James H. Tracey. Internal State Assignments for Asynchronous Sequential Machines , 1966, IEEE Trans. Electron. Comput..
[20] Srinivas Devadas,et al. Exact algorithms for output encoding, state assignment and four-level Boolean minimization , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.