Power Gating and Dynamic Voltage Scaling

[1]  Suhwan Kim,et al.  Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.

[2]  Mohamed I. Elmasry,et al.  Design and optimization of multithreshold CMOS (MTCMOS) circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Anantha Chandrakasan,et al.  MTCMOS hierarchical sizing based on mutual exclusive discharge patterns , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Mohamed I. Elmasry,et al.  Efficient gate clustering for MTCMOS circuits , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[5]  Suhwan Kim,et al.  Minimizing inductive noise in system-on-a-chip with multiple power gating structures , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[6]  Vivek De,et al.  A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[7]  H. Kawaguchi,et al.  Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  Takayasu Sakurai,et al.  Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[9]  R.B. Brown,et al.  Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[10]  Masashi Horiguchi,et al.  Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's , 1993 .

[11]  N. V. Arvind,et al.  Architecting ASIC libraries and flows in nanometer era , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Kimiyoshi Usami,et al.  Automated selective multi-threshold design for ultra-low standby applications , 2002, ISLPED '02.

[13]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down application circuits , 1997, IEEE J. Solid State Circuits.

[14]  Benton H. Calhoun,et al.  Standby voltage scaling for reduced power , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[15]  Anantha Chandrakasan,et al.  Characterizing and modeling minimum energy operation for subthreshold circuits , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[16]  Luca Benini,et al.  Post-layout leakage power minimization based on distributed sleep transistor insertion , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[17]  James Kao,et al.  Subthreshold leakage modeling and reduction techniques , 2002, ICCAD 2002.

[18]  A. Chandrakasan,et al.  MTCMOS sequential circuits , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[19]  M. Aoki,et al.  Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs) , 1993 .

[20]  Mohamed I. Elmasry,et al.  Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique , 2002, DAC '02.

[21]  Satoshi Shigematsu,et al.  Design method of MTCMOS power switch for low-voltage high-speed LSIs , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[22]  J. Burr,et al.  Ultra low power CMOS technology , 1991 .

[23]  Hiroshi Kawaguchi,et al.  FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current , 1998 .

[24]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[25]  Shin'ichiro Mutoh,et al.  1V high-speed digital circuit technology with 0.5/spl mu/m multi-threshold CMOS , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.

[26]  Tadayoshi Enomoto,et al.  A self–controllable–voltage–level (SVL) circuit for low– power, high–speed CMOS circuits , 2002 .

[27]  Victor V. Zyuban,et al.  Low power integrated scan-retention mechanism , 2002, ISLPED '02.

[28]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down applications , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[29]  A.P. Chandrakasan,et al.  A leakage reduction methodology for distributed MTCMOS , 2004, IEEE Journal of Solid-State Circuits.

[30]  Mircea R. Stan.  Low threshold CMOS circuits with low standby current , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[31]  Ankur Srivastava,et al.  Leakage control through fine-grained placement and sizing of sleep transistors , 2004, ICCAD 2004.

[32]  A.P. Chandrakasan,et al.  Standby power reduction using dynamic voltage scaling and canary flip-flop structures , 2004, IEEE Journal of Solid-State Circuits.

[33]  A. Alvandpour,et al.  High-performance and low-power challenges for sub-70 nm microprocessor circuits , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[34]  Jan M. Rabaey,et al.  SRAM leakage suppression by minimizing standby supply voltage , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[35]  Mircea R. Stan,et al.  Circuit-level techniques to control gate leakage for sub-100nm CMOS , 2002, ISLPED '02.

[36]  David Blaauw,et al.  Theoretical and practical limits of dynamic voltage scaling , 2004, Proceedings. 41st Design Automation Conference, 2004..