Nonlinear block-type leapfrog scheme for the fast simulation of multiconductor transmission lines with nonlinear drivers and terminations

This paper describes a fast transient simulation technique based on a block-type leapfrog scheme for general nonlinear circuits. In existing leapfrog-based techniques, there is a restriction on dealing with nonlinear elements in the circuit. On the other hand, the block-type leapfrog scheme is suitable for the simulation of tightly coupled networks such as the equivalent circuit of multiconductor transmission lines (MTLs). In this work, we extend the block-type leapfrog scheme to incorporate generalized nonlinear elements, which have two or more terminals such as MOSFETs. The proposed method partitions the circuit into some kinds of local blocks, and locally dense and nonlinear calculations are effectively confined within each relatively-small block. Example simulations of MTLs with nonlinear drivers and terminations show that the leapfrog-based nonlinear solver is much more efficient than HSPICE.

[1]  Madhavan Swaminathan,et al.  On-Chip Power-Grid Simulation Using Latency Insertion Method , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  R. Master,et al.  Modeling of power supply noise in large chips using the circuit-based finite-difference time-domain method , 2005, IEEE Transactions on Electromagnetic Compatibility.

[3]  Xiao-Chun Li,et al.  Transient Analysis of CMOS-Gate-Driven $RLGC$ Interconnects Based on FDTD , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  H. Asai,et al.  Alternating Direction Explicit-Latency Insertion Method (ADE-LIM) for the Fast Transient Simulation of Transmission Lines , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[5]  Leon O. Chua,et al.  Linear and nonlinear circuits , 1987 .

[6]  Tadatoshi Sekine,et al.  CMOS circuit simulation using Latency Insertion Method , 2008 .

[7]  Patrick Goh,et al.  Latency insertion method (LIM) for CMOS circuit simulations with multi-rate considerations , 2011, 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems.

[8]  Jose E. Schutt-Aine,et al.  Latency insertion method (LIM) for the fast transient simulation of large networks , 2001 .

[9]  Tadatoshi Sekine,et al.  Block-Latency Insertion Method (Block-LIM) for Fast Transient Simulation of Tightly Coupled Transmission Lines , 2011 .

[10]  H. Asai,et al.  Full-wave PEEC time domain solver based on leapfrog scheme , 2011, 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems.

[11]  H. Asai,et al.  Locally Implicit LIM for the Simulation of PDN Modeled by Triangular Meshes , 2012, IEEE Microwave and Wireless Components Letters.

[12]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[13]  Ping Liu,et al.  Partitioned Latency Insertion Method With a Generalized Stability Criteria , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[14]  Duo Chen,et al.  From Layout Directly to Simulation: A First-Principle-Guided Circuit Simulator of Linear Complexity and Its Efficient Parallelization , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.