DSP-Driven Self-Tuning of RF Circuits for Process-Induced Performance Variability

In the deep-submicrometer design regime, RF circuits are expected to be increasingly susceptible to process variations, and thereby suffer from significant loss of parametric yield. To address this problem, a postmanufacture self-tuning technique that aims to compensate for multiparameter variations is presented. The proposed method incorporates a ¿response feature¿ detector and ¿hardware tuning knobs,¿ designed into the RF circuit. The RF device test response to a specially crafted diagnostic test stimulus is logged via the built-in detector and embedded analog-to-digital converter. Analysis and prediction of the optimal tuning knob control values for performance compensation is performed using software running on the baseband DSP processor. As a result, the RF circuit performance can be diagnosed and tuned with minimal assistance from external test equipment. Multiple RF performance parameters can be adjusted simultaneously under tuning knob control. The proposed concepts are illustrated for an RF low-noise amplifier (LNA) design and can be applied to other RF circuits as well. A simulation case study and hardware measurements on a fabricated 1.9-GHz LNAs show significant parametric yield enhancement (up to 58%) across the critical RF performance specifications of interest.

[1]  R. Weigel,et al.  Adaptive IP2 calibration scheme for direct-conversion receivers , 2006, 2006 IEEE Radio and Wireless Symposium.

[2]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[3]  Li Yu,et al.  A novel adaptive mismatch cancellation system for quadrature IF radio receivers , 1999 .

[4]  Lewis W. Counts Analog and Mixed-Signal Innovation: The Process-Circuit-System-Application Interaction , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  J.S. Kenney,et al.  A hybrid digital/RF envelope predistortion linearization system for power amplifiers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[6]  Mustapha Slamani,et al.  A low-cost test solution for wireless phone RFICs , 2003, IEEE Commun. Mag..

[7]  Abhijit Chatterjee,et al.  A signature test framework for rapid production testing of RF circuits , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[8]  B. Larivee,et al.  A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[9]  J. Laskar,et al.  Neurogenetic design centering , 2006, IEEE Transactions on Semiconductor Manufacturing.

[10]  Un-Ku Moon,et al.  "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[11]  Abhijit Chatterjee,et al.  System-Level Specification Testing Of Wireless Transceivers , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Jacob A. Abraham,et al.  Parallel Loopback Test of Mixed-Signal Circuits , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[13]  Mohammad Taherzadeh-Sani,et al.  Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Abhijit Chatterjee,et al.  Low-cost parametric test and diagnosis of RF systems using multi-tone response envelope detection , 2007, IET Comput. Digit. Tech..

[15]  M. Faulkner DC offset and IM2 removal in direct conversion receivers , 2002 .

[16]  Sani R. Nassif Design for Variability in DSM Technologies , 2000 .

[17]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[18]  Byung-Sung Kim,et al.  Post-linearization of cascode CMOS low noise amplifier using folded PMOS IMD sinker , 2006 .

[19]  J. Freidman,et al.  Multivariate adaptive regression splines , 1991 .

[20]  T. Kirihata,et al.  Electrically Programmable Fuses for Analog and Mixed Signal Applications in Silicon Germanium BiCMOS Technologies , 2007, 2007 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[21]  M. Valkama,et al.  Advanced digital signal processing techniques for compensation of nonlinear distortion in wideband multicarrier radio receivers , 2006, IEEE Transactions on Microwave Theory and Techniques.

[22]  I. Elahi,et al.  I/Q mismatch compensation using adaptive decorrelation in a low-IF receiver in 90-nm CMOS process , 2006, IEEE Journal of Solid-State Circuits.

[23]  Tejasvi Das,et al.  Self-calibration of input-match in RF front-end circuitry , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Abhijit Chatterjee,et al.  Prediction of analog performance parameters using fast transienttesting , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Chih-Hung Lin,et al.  Joint Polynomial and Look-Up-Table Predistortion Power Amplifier Linearization , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[26]  Behzad Razavi,et al.  A 2-GHz CMOS image-reject receiver with LMS calibration , 2003, IEEE J. Solid State Circuits.

[27]  Zhih-Siou Cheng,et al.  A CMOS Variable Gain Amplifier with DC Offset Calibration Loop for Wireless Communications , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[28]  Abhijit Chatterjee,et al.  Test generation for specification test of analog circuits using efficient test response observation methods , 2005, Microelectron. J..