A universal multistage interconnection network for large scale ATM switches

We propose a Universal Multistage Interconnection Network (UniMIN) for implementing large scale ATM switches which generally consist of an interconnection network and output switch modules. The proposed interconnection network, UniMIN is a modified delta network with output-buffered modules and it has modular expandability and self-routing capability. Any type output switch modules can be used with the proposed interconnection network, if they have good performance in terms of cell loss probability, delay, and throughput. The analytical and simulation study shows that the UniMIN switch architecture can yield high throughput; arbitrarily low cell loss probability, and reasonably low delay by simply adjusting the buffer size of interconnection module units. We expect that even a large scale 1024/spl times/1024 ATM switch can be implemented by utilizing the proposed architecture.<<ETX>>

[1]  Joseph Y. Hui,et al.  A Broadband Packet Switch for Integrated Transport , 1987, IEEE J. Sel. Areas Commun..

[2]  I Chih-Lin,et al.  Performance analysis of a growable architecture for broadband packet (ATM) switching , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[3]  Y. Sakurai,et al.  Large-scale ATM multistage switching network with shared buffer memory switches , 1991, IEEE Communications Magazine.

[4]  T. Suzuki,et al.  Output‐buffer switch architecture for asynchronous transfer mode , 1989 .

[5]  Anthony S. Acampora,et al.  The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..

[6]  Kai Y. Eng,et al.  The growable switch architecture: a self-routing implementation for large ATM applications , 1991, ICC 91 International Conference on Communications Conference Record.

[7]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[8]  Shoichi Shimizu,et al.  A One-Chip Scalable 8 * 8 ATM Switch LSI Employing Shared Buffer Architecture , 1991, IEEE J. Sel. Areas Commun..

[9]  Mark J. Karol,et al.  A growable packet (ATM) switch architecture: design principles and applications , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.