The key problems in designing of VLSI circuits are high power consumption, larger area utilization and delay which affect the speed of the computation and also results in power dissipation. In general speed and power are the essential factors in VLSI design. For solving the issues, a new architecture has been proposed. In the proposed system, the two high speed multipliers, Modified booth multiplier (MBM) and the Wallace tree multiplier are hybridized with Carry Look Ahead adder (CLA) and formed a hybridized multiplier which delivers high speed computation with low power consumption. MBM is proposed to reduce the partial products whereas Wallace tree multiplier is accompanied for fast addition and CLA is used for final accumulation. This hybrid multiplier produces better results in terms of speed and power than the conventional designs. The simulation results prove that the hybrid architecture is superior to other multipliers. It is done by using Xilinx tool and it is implemented using FPGA (Field Programmable Gate Array).
[1]
Chien-Nan Kuo,et al.
Low-power fixed-width array multipliers
,
2004,
Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[3]
Sumit R. Vaidya,et al.
DELAY-POWER PERFORMANCE COMPARISON OF MULTIPLIERS IN VLSI CIRCUIT DESIGN
,
2010
.
[4]
Yuan-Sun Chu,et al.
A Spurious-Power Suppression Technique for Multimedia/DSP Applications
,
2009,
IEEE Transactions on Circuits and Systems I: Regular Papers.
[5]
Shyh-Jye Jou,et al.
A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
,
1995
.
[6]
Karsten P. Ulland,et al.
Vii. References
,
2022
.
[7]
C. Vinoth,et al.
A novel low power and high speed Wallace tree multiplier for RISC processor
,
2011,
2011 3rd International Conference on Electronics Computer Technology.