A SMT-based diagnostic test generation method for combinational circuits

A diagnostic test pattern generator using a Satisfiability Modulo Theory (SMT) solver is proposed. Rather than targeting a single fault pair at a time, the proposed SMT approach can distinguish multiple fault pairs in a single instance. Several heuristics are proposed to constrain the SMT formula to further reduce the search space, including fault selection, excitation constraint, reduced primary output vector, and cone-of-influence reduction. Experimental results for the ISCAS85 and full-scan versions of ISCAS89 benchmark circuits show that fewer diagnostic vectors are generated compared with conventional diagnostic test generation methods. Up to 73% reduction in the number of vectors generated can be achieved in large circuits.

[1]  Udo Mahlstedt,et al.  DIATEST: a fast diagnostic test pattern generator for combinational circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[2]  Irith Pomeranz,et al.  Output-Dependent Diagnostic Test Generation , 2010, 2010 23rd International Conference on VLSI Design.

[3]  Magdy S. Abadir,et al.  Fault equivalence and diagnostic test generation using ATPG , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  L. D. Moura,et al.  The YICES SMT Solver , 2006 .

[5]  Irith Pomeranz,et al.  Z-sets and z-detections: circuit characteristics that simplify fault diagnosis , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  A. Cimatti.  Beyond Boolean SAT: Satisfiability modulo theories , 2008, 2008 9th International Workshop on Discrete Event Systems.

[7]  Armin Biere,et al.  Bounded Model Checking Using Satisfiability Solving , 2001, Formal Methods Syst. Des..

[8]  Michael S. Hsiao,et al.  Search State Compatibility Based Incremental Learning Framework and Output Deviation Based X-filling for Diagnostic Test Generation , 2010, J. Electron. Test..

[9]  Vishwani D. Agrawal,et al.  Exclusive test and its applications to fault diagnosis , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[10]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[11]  Paolo Prinetto,et al.  Diagnosis oriented test pattern generation , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[12]  Janak H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).