Design Optimization and Analysis of Multicontext STT-MTJ/CMOS Logic Circuits

High power issues have become the main drawbacks of CMOS logic circuits as technology node shrinks below 45 nm. Emerging spintronics nanodevices-based hybrid logic-in-memory architecture has recently been investigated to overcome these issues. Among them, spin-transfer-torque-based magnetic tunnel junction (STT-MTJ) nanopillar is one of the most promising spintronics nanodevices thanks to its nonvolatility, fast access speed, and 3-D integration with CMOS technology. However, hybrid STTMTJ/CMOS logic faces severe reliability issues in ultradeep submicron technology nodes (e.g., 28 nm) due to the increasing process variations and reduced supply voltage. This paper presents architecture designs and comparative study of multicontext hybrid STT-MTJ/CMOS logic structures with a particular focus on reliability investigation. Their merits and shortcomings are demonstrated depending on the addressed applications. Finally, some design considerations and strategies are also presented to further optimize their reliability performance. Transient and Monte Carlo statistical analyses are performed by using an industrial CMOS 28-nm design kit and a physics-based STT-MTJ nanopillar compact model to exhibit their functionalities and effectiveness.

[1]  Berger.  Emission of spin waves by a magnetic multilayer traversed by a current. , 1996, Physical review. B, Condensed matter.

[2]  S. Yuasa,et al.  Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions , 2004, Nature materials.

[3]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[4]  Jacques-Olivier Klein,et al.  Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  J.L. Huertas,et al.  SODS: A New CMOS Differential-Type Structure , 1994, ESSCIRC '94: Twientieth European Solid-State Circuits Conference.

[6]  Eric Belhaire,et al.  CMOS/Magnetic Hybrid Architectures , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[7]  Masanori Hariyama,et al.  Non-Volatile Multi-Context FPGAs Using Hybrid Multiple-Valued/Binary Context Switching Signals , 2008, ERSA.

[8]  Kaushik Roy,et al.  Differential Current Switch Logic: A Low Power DCVS Logic Family , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[9]  Jian-Ping Wang,et al.  A spintronics full adder for magnetic CPU , 2005 .

[10]  Jacques-Olivier Klein,et al.  Cross-Point Architecture for Spin-Transfer Torque Magnetic Random Access Memory , 2012, IEEE Transactions on Nanotechnology.

[11]  Yi Gang,et al.  A High-Reliability, Low-Power Magnetic Full Adder , 2011, IEEE Transactions on Magnetics.

[12]  A. Fert,et al.  The emergence of spin electronics in data storage. , 2007, Nature materials.

[13]  Takahiro Hanyu,et al.  TMR-Based Logic-in-Memory Circuit for Low-Power VLSI , 2004, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[14]  Youguang Zhang,et al.  Separated Precharge Sensing Amplifier for Deep Submicrometer MTJ/CMOS Hybrid Logic Circuits , 2014, IEEE Transactions on Magnetics.

[15]  H. Ohno,et al.  Tunnel magnetoresistance of 604% at 300K by suppression of Ta diffusion in CoFeB∕MgO∕CoFeB pseudo-spin-valves annealed at high temperature , 2008 .

[16]  B. Dieny,et al.  Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions , 2004, IEEE Transactions on Magnetics.

[17]  Zhaohao Wang,et al.  A low-cost built-in error correction circuit design for STT-MRAM reliability improvement , 2013, Microelectron. Reliab..

[18]  Fabien Clermidy,et al.  Bipolar ReRAM Based non-volatile flip-flops for low-power architectures , 2012, 10th IEEE International NEWCAS Conference.

[19]  Eric Belhaire,et al.  New non‐volatile logic based on spin‐MTJ , 2008 .

[20]  W. Black,et al.  Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited) , 2000 .

[21]  M. Julliere.  Tunneling between ferromagnetic films , 1975 .

[22]  Xiaofeng Yao,et al.  Programmable spintronic logic devices for reconfigurable computation and beyond - History and outlook , 2008 .

[23]  Eric Belhaire,et al.  Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit , 2009, TECS.

[24]  M. Gajek,et al.  Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy , 2012 .

[25]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[26]  Xuanyao Fong,et al.  Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching , 2012, IEEE Transactions on Nanotechnology.

[27]  Weisheng Zhao,et al.  High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits , 2009, IEEE Transactions on Magnetics.

[28]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[29]  Weisheng Zhao,et al.  Low Power Magnetic Full-Adder Based on Spin Transfer Torque MRAM , 2013, IEEE Transactions on Magnetics.

[30]  J. C. Sloncxewski.  Current-driven excitation of magnetic multilayers , 2003 .

[31]  Jacques-Olivier Klein,et al.  Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Weisheng Zhao,et al.  Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.

[33]  Elizabeth K. Reilly,et al.  Electric field-induced magnetization switching in epitaxial columnar nanostructures. , 2005, Nano letters.

[34]  Yong-Bin Kim,et al.  A low-offset high-speed double-tail dual-rail dynamic latched comparator , 2010, GLSVLSI '10.

[35]  Claude Chappert,et al.  Hardening Techniques for MRAM-Based Nonvolatile Latches and Logic , 2012, IEEE Transactions on Nuclear Science.

[36]  Jacques-Olivier Klein,et al.  Failure and reliability analysis of STT-MRAM , 2012, Microelectron. Reliab..

[37]  Youguang Zhang,et al.  High reliability sensing circuit for deep submicron spin transfer torque magnetic random access memory , 2013 .

[38]  Kaijian Shi.  Power reduction methodology in 28nm SOC production design — What have changed? , 2013, 2013 IEEE Faible Tension Faible Consommation.