A low phase noise VCO for 5-GHz WiMAX/WLAN frequency synthesizer

This paper presents fully integrated CMOS LC voltage-controlled oscillator (VCO) which exhibits low phase noise and low power consumption. To reduce the of VCO, a bias filter consists of inductor and capacitor is used to suppress noise. Moreover, the source of tail current uses a memory reduced tail transistor to procure low power consumption and avoids degradation of phase noise. The VCO is designed and implemented by 0.18-μm TSMC CMOS process and achieves -100.9 and -121.5 dBc/Hz at 100-kHz and 1MHz offset respectively. The current consumption is 1.5mA with a 1.5-V power supply. A figure-of-merit of -192.1 dBc/Hz is observed by simulation.

[1]  Yi-Hsien Cho,et al.  A Wide-band Low Noise Quadrature CMOS VCO , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[2]  Kiat Seng Yeo,et al.  RF CMOS low-phase-noise LC oscillator through memory reduction tail transistor , 2004, IEEE Trans. Circuits Syst. II Express Briefs.

[3]  A. Abidi,et al.  Physical processes of phase noise in differential LC oscillators , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[4]  Hwang-Cherng Chow,et al.  A new phase-locked loop with high speed phase frequency detector , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[5]  Yijoo Shin,et al.  A Low Phase Noise Fully Integrated CMOS LC VCO Using a Large Gate Length pMOS Current Source and Bias Filtering Technique for 5-GHz WLAN , 2007, 2007 International Symposium on Signals, Systems and Electronics.

[6]  Balvinder Bisla,et al.  RF System and Circuit Challenges for WiMAX , 2007 .

[7]  Chung-Yu Wu,et al.  A 0.8 V 5.9 GHz wide tuning range CMOS VCO using inversion-mode bandswitching varactors , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  S.-L. Jang,et al.  An Integrated 5–2.5-GHz Direct-Injection Locked Quadrature $LC$ VCO , 2007, IEEE Microwave and Wireless Components Letters.

[9]  D.J. Young,et al.  2 GHz CMOS Voltage-Controlled Oscillator with Optimal Design of Phase Noise and Power Dissipation , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.