Obfuscation and watermarking of FPGA designs based on constant value generators

Obfuscation is a technique which makes design less intelligible in order to prevent or increase reverse engineering effort. In this paper, a new approach to hardware obfuscation by inserting constant value generators (CVGs) is proposed. A CVG is a circuit that generates the same fixed logic value but will not be minimized by the synthesizer. CVGs can be used to create new logic primitives, embed watermarks and introduce fictive interdependencies in the circuit. They help to hide actual design performance information by tricking the synthesizer tools to generate deceiving delay reports through the false paths.

[1]  Swarup Bhunia,et al.  Hardware security through design obfuscation , 2010 .

[2]  Sofiène Tahar,et al.  A public-key watermarking technique for IP designs , 2005, Design, Automation and Test in Europe.

[3]  V. A. Bespalov,et al.  The obfuscation method of digital circuits based on the use of logical implications , 2012 .

[4]  Jürgen Teich,et al.  Netlist-level IP protection by watermarking for LUT-based FPGAs , 2008, 2008 International Conference on Field-Programmable Technology.

[5]  Sofiène Tahar,et al.  A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Frank Slomka,et al.  Design entropy concept: A measurement for complexity , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[7]  Avinash R. Desai Anti-Counterfeit and Anti-Tamper Implementation using Hardware Obfuscation , 2013 .

[8]  Jianbo Xu,et al.  A DFA-based Distributed IP Watermarking Method Using Data , 2011 .

[9]  Chip-Hong Chang,et al.  Synthesis-for-Testability Watermarking for Field Authentication of VLSI Intellectual Property , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Guillermo Botella,et al.  Intellectual property protection (IPP) using obfuscation in C, VHDL, and Verilog coding , 2011, Defense + Commercial Sensing.

[11]  Vyacheslav N. Yarmolik,et al.  Obfuscation as Intellectual Rights Protection in VHDL Language , 2007, 6th International Conference on Computer Information Systems and Industrial Management Applications (CISIM'07).

[12]  Jürgen Teich,et al.  FPGA core watermarking based on power signature analysis , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[13]  Li Li,et al.  Structural transformation for best-possible obfuscation of sequential circuits , 2013, 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[14]  Christian S. Collberg,et al.  A Taxonomy of Obfuscating Transformations , 1997 .