Scaling theory for double-gate SOI MOSFET's

A scaling theory for double-gate SOI MOSFETs, which gives guidance for device design (silicon thickness t/sub si/; gate oxide thickness t/sub ox/) that maintains a subthreshold factor for a given gate length is discussed. According to the theory, a device can be designed with a gate length of less than 0.1 mu m while maintaining the ideal subthreshold factor. This is verified numerically with a two-dimensional device simulator. >

[1]  W. Fichtner,et al.  Generalized guide for MOSFET miniaturization , 1980, IEEE Electron Device Letters.

[2]  T. Sekigawa,et al.  Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate , 1984 .

[3]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[4]  K. K. Young.  Analysis of conduction in fully depleted SOI MOSFETs , 1989 .

[5]  J. Colinge,et al.  Silicon-on-insulator 'gate-all-around device' , 1990, International Technical Digest on Electron Devices.

[6]  Jean-Pierre Colinge,et al.  Silicon-on-insulator 'gate-all-around' MOS device , 1990, 1990 IEEE SOS/SOI Technology Conference. Proceedings.

[7]  Tetsu Tanaka,et al.  Analysis of p/sup +/ poly Si double-gate thin-film SOI MOSFETs , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[8]  D. Hisamoto,et al.  Impact of the vertical SOI 'DELTA' structure on planar device technology , 1991 .

[9]  Tetsu Tanaka,et al.  Fabrication of Double-Gate Thin-Film SOI MOSFETs Using Wafer Bonding and Polishing , 1991 .

[10]  R. Pierret,et al.  Dual-gate operation and volume inversion in n-channel SOI MOSFET's , 1992, IEEE Electron Device Letters.

[11]  M. V. Fischetti,et al.  Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go? , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[12]  Fujio Masuoka,et al.  Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA) , 1992 .

[13]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[14]  Analytical Surface Potential Expression For Double-gate SOI MOSFETs , 1993, [Proceedings] 1993 International Workshop on VLSI Process and Device Modeling (1993 VPAD).