Bit interleaved coded modulation to enable fractional bits-per-cell storage at NAND flash memory

Abstract In this paper, a practically implementable bit interleaved coded modulation (BICM) scheme is introduced to enable fractional bits-per-cell storage at NAND flash cells. The proposed system utilizes a near-systematic modulation scheme as well as a demodulation algorithm that generates reliability information for the use of soft-input error correction code (ECC) decoders. Both modulation and demodulation algorithms have simple structures and they are implemented in hardware efficiently with small area/power cost. Via software simulations and actual flash data experiments, we showed the benefits of the proposed BICM scheme using a low density parity check (LDPC) code.

[1]  Mustafa Nazmi Kaynak,et al.  Classification Codes for Soft Information Generation from Hard Flash Reads , 2014, IEEE Journal on Selected Areas in Communications.

[2]  Thomas P. Parnell,et al.  Modelling of the threshold voltage distributions of sub-20nm NAND flash memory , 2014, 2014 IEEE Global Communications Conference.

[3]  Ali Mohammadzadeh,et al.  19.1 A 128Gb MLC NAND-Flash device using 16nm planar cell , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[5]  Richard D. Wesel,et al.  Soft Information for LDPC Decoding in Flash: Mutual-Information Optimized Quantization , 2011, 2011 IEEE Global Telecommunications Conference - GLOBECOM 2011.

[6]  Shu Lin,et al.  Error Control Coding , 2004 .

[7]  J. E. Brewer,et al.  Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using Flash Memory Devices , 2008 .

[8]  Tong Zhang,et al.  On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Khanh Nguyen,et al.  A 5.6MB/s 64Gb 4b/Cell NAND Flash memory in 43nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Tong Zhang,et al.  Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Stephan ten Brink,et al.  Design of low-density parity-check codes for modulation and detection , 2004, IEEE Transactions on Communications.

[12]  Shuhei Tanakamaru,et al.  95%-lower-BER 43%-lower-power intelligent solid-state drive (SSD) with asymmetric coding and stripe pattern elimination algorithm , 2011, 2011 IEEE International Solid-State Circuits Conference.

[13]  J. Kessenich,et al.  Bit error rate in NAND Flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.

[14]  Patrick Khayat,et al.  Performance Characterization of LDPC Codes for Large-Volume NAND Flash Data , 2015, 2015 IEEE International Memory Workshop (IMW).

[15]  Paul H. Siegel,et al.  Error characterization and coding schemes for flash memories , 2010, 2010 IEEE Globecom Workshops.

[16]  Ashish Jagmohan,et al.  Adaptive endurance coding for NAND Flash , 2010, 2010 IEEE Globecom Workshops.

[17]  Giuseppe Caire,et al.  Bit-Interleaved Coded Modulation , 2008, Found. Trends Commun. Inf. Theory.