An Analytical Model Relating FPGA Architecture to Logic Density and Depth

This paper presents an analytical model that relates FPGA architectural parameters to the logic size and depth of an FPGA implementation. In particular, the model relates the lookup-table size, the cluster size, and the number of inputs per cluster to the amount of logic that can be packed into each lookup-table and cluster, the number of used inputs per cluster, and the depth of the circuit after technology mapping and clustering. Comparison to experimental results shows that our model has good accuracy. We illustrate how the model can be used in FPGA architectural investigations to complement the experimental approach. The model's accuracy, combined with the simple form of the equations, make them a powerful tool for FPGA architects to better understand and guide the development of future FPGA architectures.

[1]  Dinesh Bhatia,et al.  A priori wirelength and interconnect estimation based on circuit characteristic , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Jonathan Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2004 .

[3]  RoseJonathan,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2004 .

[4]  Stephen Dean Brown,et al.  Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Abbas El Gamal,et al.  Two-dimensional stochastic model for interconnections in master-slice integrated circuits , 1981 .

[6]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[7]  Jason Cong,et al.  FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Mike Hutton.  FPGA Architecture Design Methodology , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[9]  Steven J. E. Wilton,et al.  Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design , 2009, 2009 International Conference on Field-Programmable Technology.

[10]  Jonathan Rose,et al.  Modeling routing demand for early-stage FPGA architecture development , 2008, FPGA '08.

[11]  Dirk Stroobandt,et al.  A Priori Wire Length Estimates for Digital Design , 2001 .

[12]  Wayne Luk,et al.  Modeling post-techmapping and post-clustering FPGA circuit depth , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[13]  Yintang Yang,et al.  Analysis of the effect of LUT size on FPGA area and delay using theoretical derivations , 2005, Sixth international symposium on quality electronic design (isqed'05).

[14]  Mike Hutton,et al.  Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation , 2003, SLIP '03.

[15]  Jonathan Rose,et al.  A stochastic model to predict the routability of field-programmable gate arrays , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[17]  Wayne Luk,et al.  An analytical model describing the relationships between logic architecture and FPGA density , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[18]  Payman Zarkesh-Ha,et al.  Prediction of interconnect fan-out distribution using Rent's rule , 2000, SLIP '00.

[19]  Sinan Kaptanoglu,et al.  Improving FPGA Performance and Area Using an Adaptive Logic Module , 2004, FPL.

[20]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[21]  Malgorzata Marek-Sadowska,et al.  Efficient circuit clustering for area and power reduction in FPGAs , 2002, FPGA '02.

[22]  Steven J. E. Wilton,et al.  Wirelength modeling for homogeneous and heterogeneous FPGA architectural development , 2009, FPGA '09.

[23]  William E. Donath,et al.  Placement and average interconnection lengths of computer logic , 1979 .