A Mixed-Signal Matched-Filter Design and Simulation

A 0.35 mu-CMOS mixed-signal programmable filter suitable for high-rate communication systems is designed and investigated. The proposed filter has analog input and analog-sampled outputs. Filter taps are stored in a digital memory and can be changed on the fly. The filter structure is based on a bank of digitally controlled transconductors along with small capacitors. The employed transconductors are based on simple inverter and thus can be integrated efficiently with the digital parts of a system. A FIR cosine rolloff filter is designed and investigated by simulation in time and frequency domains. The results show that the proposed structure has a good speed-complexity-consumption trade-off.

[1]  Hans-Andrea Loeliger,et al.  Probability propagation and decoding in analog VLSI , 2001, IEEE Trans. Inf. Theory.

[2]  Bram Nauta,et al.  A CMOS transconductance-C filter technique for very high frequencies , 1992 .

[3]  Gian Carlo Cardarilli,et al.  Power characterization of digital filters implemented on FPGA , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  R. Storn.  Designing nonstandard filters with differential evolution , 2005, IEEE Signal Process. Mag..

[5]  F.A. Farag,et al.  Digitally programmable switched-current FIR filter for low-voltage applications , 2000, IEEE Journal of Solid-State Circuits.

[6]  D.J. Allstot,et al.  FIR filtering using CMOS switched-current techniques , 1990, IEEE International Symposium on Circuits and Systems.

[7]  C. Toumazou,et al.  GaAs switched-current techniques for front-end analogue signal processing applications , 1992, [1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems.

[8]  V. Srinivasan,et al.  Low-power realization of FIR filters using current-mode analog design techniques , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[9]  Tughrul Arslan,et al.  Architectural trade-offs in the design of low power FIR filtering cores , 2004 .

[10]  Joachim Hagenauer,et al.  The analog decoder , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).