论文信息 - Two Complementary Approaches for Studying the Effects of SEUs on Digital Processors

Two Complementary Approaches for Studying the Effects of SEUs on Digital Processors

This paper describes two different but complementary approaches that can be used to perform SEU-like fault injection sessions in order to predict error rates of digital processors. The code emulated upset (CEU) approach allows fault injection in processor memories (caches and register files), while the FPGA autonomous emulation approach allows fault injection in processor flip-flops. Results obtained for a case studied, the LEON processor, illustrate the complementary aspects of proposed strategies.

[1] S. Rezgui,et al. Assessing the Soft Error Rate of Digital Architectures Devoted to Operate in Radiation Environment: A Case Studied , 2003, J. Electron. Test..

[2] Mario García-Valderas,et al. Autonomous transient fault emulation on FPGAs for accelerating fault grading , 2005, 11th IEEE International On-Line Testing Symposium.

[3] S. Rezgui,et al. Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .

[4] S. Rezgui,et al. A new methodology for the simulation of soft errors on microprocessors : a case study , 2000 .

[5] Raoul Velazco,et al. Injecting bit flip faults by means of a purely software approach: a case studied , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[6] R. Velazco,et al. Impact of data cache memory on the single event upset-induced error rate of microprocessors , 2003 .

[7] Raoul Velazco,et al. THESIC: A testbed suitable for the qualification of integrated circuits devoted to operate in harsh environment , 1998 .

[8] Mario García-Valderas,et al. An autonomous FPGA-based emulation system for fast fault tolerant evaluation , 2005, International Conference on Field Programmable Logic and Applications, 2005..