ParTejas: A parallel simulator for multicore processors
暂无分享,去创建一个
[1] Jose Renau,et al. ESESC: A fast multicore simulator using Time-Based Sampling , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).
[2] Smruti R. Sarangi,et al. Lock-Free and Wait-Free Slot Scheduling Algorithms , 2016, IEEE Transactions on Parallel and Distributed Systems.
[3] J. Mark Bull,et al. Benchmarking Java against C and Fortran for scientific applications , 2001, JGI '01.
[4] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.
[5] Anoop Gupta,et al. Complete computer system simulation: the SimOS approach , 1995, IEEE Parallel Distributed Technol. Syst. Appl..