Low temperature direct wafer to wafer bonding for 3D integration: Direct bonding, surface preparation, wafer-to-wafer alignment
暂无分享,去创建一个
Didier Landru | Mariam Sadaka | Ionut Radu | Gregory Riou | Gweltaz Gaudin | Catherine Tempesta | Kevin Winstel | Emily Kinser | Robert Hannon | K. Winstel | R. Hannon | I. Radu | G. Gaudin | M. Sadaka | D. Landru | E. Kinser | Gregory Riou | Catherine Tempesta
[1] R. Gutmann,et al. Wafer Level 3-D ICs Process Technology , 2008 .
[2] W. Maszara,et al. Bonding of silicon wafers for silicon‐on‐insulator , 1988 .
[3] C.K. Chen,et al. A wafer-scale 3-D circuit integration technology , 2006, IEEE Transactions on Electron Devices.
[4] Paul Lindner,et al. Advanced wafer bonding solutions for TSV integration with thin wafers , 2009, 2009 IEEE International Conference on 3D System Integration.
[5] Steven E. Steen,et al. Overlay as the key to drive wafer scale 3D integration , 2007 .