Design of a low power multistandard transceiver chain based on current-reuse VCO

This paper presents a system level design of a low power multistandard transceiver chain, where a wideband frequency synthesizer based on current-reuse VCO is implemented, which can save the half power comsumption campared to the conventional VCO. Adaptive equalizer for image rejection and phase calibration is implemented for receiver. The non-idealities such as gain and time mismatches for ΣΔ quantization noise compensation path, imbalance amplitudes in current-reuse VCO and image interference are analyzed and solved by the proposed architecture. Simulation results confirm the theoretical predictions that the proposed architecture can support multistandard RF signal transmission and receiving with significantly low power performance.

[1]  R. Castello,et al.  A 700-kHz bandwidth /spl Sigma//spl Delta/ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications , 2004, IEEE Journal of Solid-State Circuits.

[2]  Ralf Wunderlich,et al.  Low-effort high-performance viterbi-based receiver for Bluetooth LE applications , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[3]  Ralf Wunderlich,et al.  A Novel Low-Effort Demodulator for Low Power Short Range Wireless Transceivers , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Mitchell D. Trott,et al.  A Modeling Approach for – Fractional- N Frequency Synthesizers Allowing Straightforward Noise Analysis , 2001 .

[5]  Ralf Wunderlich,et al.  A 2.4-GHz low power high performance frequency synthesizer based on current-reuse VCO and symmetric charge pump , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[6]  Sang-Gug Lee,et al.  A 1mW current-reuse CMOS differential LC-VCO with low phase noise , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  Lars C. Jansson,et al.  A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.

[8]  Sheng-Fuh Chang,et al.  An Amplitude-Balanced Current-Reused CMOS VCO Using Spontaneous Transconductance Match Technique , 2009, IEEE Microwave and Wireless Components Letters.