Contact optimisation strategy for wafer-scale field-effect transistors based on two-dimensional semiconductors