Stochastic error rate estimation for adaptive speed control with field delay testing
暂无分享,去创建一个
Masanori Hashimoto | Takao Onoye | Shoichi Iizuka | Masafumi Mizuno | Dan Kuroda | T. Onoye | M. Hashimoto | Shoichi Iizuka | M. Mizuno | D. Kuroda
[1] David Blaauw,et al. Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[2] N. Seifert,et al. Robust system design with built-in soft-error resilience , 2005, Computer.
[3] Ming Zhang,et al. Circuit Failure Prediction and Its Application to Transistor Aging , 2007, 25th IEEE VLSI Test Symposium (VTS'07).
[4] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[5] David M. Bull,et al. RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.
[6] Athanasios Papoulis,et al. Probability, random variables, and stochastic processes , 2002 .
[7] Masanori Hashimoto,et al. Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Masanori Hashimoto,et al. Trade-off analysis between timing error rate and power dissipation for adaptive speed control with timing error prediction , 2009, 2009 Asia and South Pacific Design Automation Conference.
[9] D. Vere-Jones. Markov Chains , 1972, Nature.
[10] Subhasish Mitra,et al. CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns , 2008, 2008 Design, Automation and Test in Europe.
[11] Paolo A. Aseron,et al. A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance , 2011, IEEE Journal of Solid-State Circuits.
[12] Sanjay Pant,et al. A self-tuning DVS processor using delay-error detection and correction , 2005, IEEE Journal of Solid-State Circuits.