Increasing sleep-mode efficiency by reducing battery current using a DC-DC converter
暂无分享,去创建一个
[1] A.P. Chandrakasan,et al. Minimum Energy Tracking Loop With Embedded DC–DC Converter Enabling Ultra-Low-Voltage Operation Down to 250 mV in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.
[2] R. Thewes,et al. Efficiency of body biasing in 90 nm CMOS for low power digital circuits , 2004 .
[3] Siva G. Narendra,et al. Leakage in Nanometer CMOS Technologies , 2010 .
[4] Shih-Chieh Chang,et al. An Efficient Wake-Up Strategy Considering Spurious Glitches Phenomenon for Power Gating Designs , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Pramod Kolar,et al. A 1.1 GHz 12 $\mu$A/Mb-Leakage SRAM Design in 65 nm Ultra-Low-Power CMOS Technology With Integrated Leakage Reduction for Mobile Applications , 2008, IEEE Journal of Solid-State Circuits.
[6] Mohammed Ismail,et al. Sleep-mode ready, area efficient capacitor-free low-dropout regulator with input current-differencing , 2010 .
[7] Kevin J. Nowka,et al. Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] R.W. Brodersen,et al. A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.