Impact of metal work function on memory properties of charge-trap flash memory devices using fowler-nordheim P/E mode
暂无分享,去创建一个
H. Hwang | S. Jeon | Sangmoo Choi | J. Han | Junghoon Lee | Chungwoo Kim
[1] S.G. Park,et al. The effects of TaN thickness and strained substrate on the performance and PBTI characteristics of poly-Si/TaN/HfSiON MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[2] Chang Woo Oh,et al. Damascene gate FinFET SONOS memory implemented on bulk silicon wafer , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[3] V. Narayanan,et al. Thermally robust dual-work function ALD-MN/sub x/ MOSFETs using conventional CMOS process flow , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[4] Kinam Kim,et al. A novel SONOS structure of SiO/sub 2//SiN/Al/sub 2/O/sub 3/ with TaN metal gate for multi-giga bit flash memories , 2003, IEEE International Electron Devices Meeting 2003.
[5] Jo-Won Lee,et al. A new low voltage fast SONOS memory with high-k dielectric , 2003 .
[6] Jungdal Choi,et al. Effects of floating-gate interference on NAND flash memory cell operation , 2002 .
[7] Heung-Jae Cho,et al. Robust ternary metal gate electrodes for dual gate CMOS devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[8] Myung Kwan Cho,et al. High performance SONOS memory cells free of drain turn-on and over-erase: compatibility issue with current flash technology , 2000, IEEE Electron Device Letters.
[9] J. Bu,et al. On the go with SONOS , 2000 .
[10] Reisinger,et al. A Novel SONOS Structure For Nonvolatile Memories With Improved Data Retention , 1997, 1997 Symposium on VLSI Technology.