Fully silicided NiSi gate on La2O3 MOSFETs

We have fabricated the fully silicided NiSi on La/sub 2/O/sub 3/ for n- and p-MOSFETs. For 900/spl deg/C fully silicided CoSi/sub 2/ on La/sub 2/O/sub 3/ gate dielectric with 1.5 nm EOT, the gate dielectric has large leakage current by possible excess Co diffusion at high silicidation temperature. In sharp contrast, very low gate leakage current density of 2/spl times/10/sup -4/ A/cm/sup 2/ at 1 V is measured for 400/spl deg/C formed fully silicided NiSi and comparable with Al gate. The extracted work function of NiSi was 4.42 eV, and the corresponding threshold voltages are 0.12 and -0.70 V for respective n- and p-MOSFETs. Electron and hole mobilities of 156 and 44 cm/sup 2//V-s are obtained for respective n- and p-MOSFETs, which are comparable with the HfO/sub 2/ MOSFETs without using H/sub 2/ annealing.

[1]  Chenming Hu,et al.  Effects of high-/spl kappa/ gate dielectric materials on metal and silicon gate workfunctions , 2002, IEEE Electron Device Letters.

[2]  A. Chin,et al.  Improved electrical characteristics of CoSi2 using HF-vapor pretreatment , 1999, IEEE Electron Device Letters.

[3]  Cu Contamination Effect in Oxynitride Gate Dielectrics , 2001 .

[4]  A. Chin,et al.  Formation of Ni germano-silicide on single crystalline Si/sub 0.3/Ge/sub 0.7//Si , 2002, IEEE Electron Device Letters.

[5]  A. Chin,et al.  Device and reliability of high-k Al/sub 2/O/sub 3/ gate dielectric with good mobility and low D/sub it/ , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[6]  T. Skotnicki,et al.  Totally silicided (CoSi/sub 2/) polysilicon: a novel approach to very low-resistive gate (/spl sim/2/spl Omega///spl square/) without metal CMP nor etching , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[7]  D. Sohn,et al.  The effect of Co incorporation on electrical characteristics of n/sup +//p shallow junction formed by dopant implantation into CoSi/sub 2/ and anneal , 2000 .

[8]  Chenming Hu,et al.  Dual work function metal gate CMOS transistors by Ni-Ti interdiffusion , 2002, IEEE Electron Device Letters.

[9]  Tahui Wang,et al.  The Deuterium Effect on SILC , 1998 .

[10]  J. Kittl,et al.  CoSi/sub 2/ with low diode leakage and low sheet resistance at 0.065 /spl mu/m gate length , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[11]  Chenming Hu,et al.  Effects of high-/spl kappa/ dielectrics on the workfunctions of metal and silicon gates , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[12]  V. Misra,et al.  Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[13]  Chenming Hu,et al.  Dual-metal gate CMOS technology with ultrathin silicon nitride gate dielectric , 2001, IEEE Electron Device Letters.

[14]  K. Onishi,et al.  Reliability characteristics, including NBTI, of polysilicon gate HfO/sub 2/ MOSFET's , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[15]  C.H. Lee,et al.  Self-aligned ultra thin HfO/sub 2/ CMOS transistors with high quality CVD TaN gate electrode , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[16]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.