Validation of the DJOSER analytical thermal simulator for electronic power devices and assembling structures

The present communication deals with the tests for the validation of the DJOSER steady-state thermal simulation program, purposely designed for power electronic assembling structures and which is based on the resolution of analytical relationships. The validation experiments were carried out theoretically by comparing the thermal maps with those obtained using standard finite-elements programs and yielding temperature accuracy below 1%. Experimental tests were also performed on purposely built multi-layer structures and industrial circuits with power diodes mounted in naked-chip configuration. The simulated maps were compared with accurate thermo-graphic recordings and showed a good agreement, testifying the validity of the mathematical model.

[1]  Paolo Emilio Bagnoli,et al.  DJOSER: VERIFICA TEORICA E SPERIMENTALE DELL'ACCURATEZZA DEL SIMULATORE TERMICO STAZIONARIO PER L'ELETTRONICA DI POTENZA , 2005 .

[2]  Paolo Emilio Bagnoli,et al.  Electro-thermal simulation of hot-spot phenomena in cellular bipolar power transistors: the influence of package thermal resistance , 2001 .

[3]  A. L. Palisoc,et al.  Thermal analysis of solid-state devices using the boundary element method , 1988 .

[4]  Paolo Emilio Bagnoli,et al.  Thermal analysis of insulated metal substrates for automotive electronic assemblies , 1999 .

[5]  A. L. Palisoc,et al.  Thermal analysis of integrated circuit devices and packages , 1989 .

[6]  G. G. Stokes "J." , 1890, The New Yale Book of Quotations.

[7]  E. Dallago,et al.  Thermal resistance analysis by induced transient (TRAIT) method for power electronic devices thermal characterization. II. Practice and experiments , 1998 .

[8]  Agostino Giorgio,et al.  Analytical approach for thermal and electrical design of multilayer structure integrated devices , 2000 .

[9]  E. Dallago,et al.  Thermal resistance analysis by induced transient (TRAIT) method for power electronic devices thermal characterization. I. Fundamentals and theory , 1998 .

[10]  V. Kadambi,et al.  An analysis of the thermal response of power chip packages , 1985, IEEE Transactions on Electron Devices.

[11]  Niccolò Rinaldi Thermal analysis of solid-state devices and circuits: an analytical approach , 2000 .

[12]  Paolo Emilio Bagnoli,et al.  DJOSER : Analisi termica stazionaria di assemblaggi multistrato per l’elettronica di potenza , 2005 .

[13]  A. G. Kokkas Thermal analysis of multiple-layer structures , 1974 .