Power, performance and area prediction of 3D ICs during early stage design exploration in 45nm
暂无分享,去创建一个
Dimitrios Soudris | Antonis Papanikolaou | Sotiris Bantas | Georgios I. Stamoulis | Filippos Toufexis
[1] Qinru Qiu,et al. Maximum power estimation using the limiting distributions of extreme order statistics , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[2] Li Shang,et al. TAPHS: thermal-aware unified physical-level and high-level synthesis , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[3] Li Shang,et al. 3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[4] Yao-Wen Chang,et al. Floorplan and power/ground network co-synthesis for fast design convergence , 2006, ISPD '06.
[5] Narayanan Vijaykrishnan,et al. Interconnect and thermal-aware floorplanning for 3D microprocessors , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[6] Narayanan Vijaykrishnan,et al. Design Space Exploration for 3-D Cache , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Rakesh Chadha,et al. Static Timing Analysis for Nanometer Designs: A Practical Approach , 2009 .
[8] Yu Wang,et al. Three-dimensional integrated circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[9] Yici Cai,et al. A Thermal Aware Floorplanning Algorithm Supporting Voltage Islands for Low Power SOC Design , 2005, PATMOS.
[10] Yao-Wen Chang,et al. Voltage island aware floorplanning for power and timing optimization , 2006, ICCAD.
[11] Xin Li,et al. Thermal-aware incremental floorplanning for 3D ICs , 2007, 2007 7th International Conference on ASIC.
[12] Qiang Zhou,et al. Integrating dynamic thermal via planning with 3D floorplanning algorithm , 2006, ISPD '06.
[13] Kevin Skadron,et al. Temperature-aware microarchitecture , 2003, ISCA '03.
[14] Sheqin Dong,et al. Simultaneous buffer and interlayer via planning for 3D floorplanning , 2009, 2009 10th International Symposium on Quality Electronic Design.
[15] Yuan Xie,et al. System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs) , 2009, 2009 Asia and South Pacific Design Automation Conference.
[16] Dimitrios Soudris,et al. A method and tool for early design/technology search-space exploration for 3D ICs , 2008 .
[17] Jason Cong,et al. Fine grain 3D integration for microarchitecture design through cube packing exploration , 2007, 2007 25th International Conference on Computer Design.