Performance analysis in chaotic-iteration-based ADCs

Chaos is an inherent property in the cyclic A/D conversion process. The principle has been extended to construct 'general cyclic ADCs' based on chaotic iterations. The new attributes of the converters are also discussed. The analytic expressions of random error and system error in general cyclic ADCs are established and verified by simulations. With the same level of additive white noise, the optimal maps have been derived.

[1]  J. Jacob Wikner,et al.  CMOS Data Converters for Communications , 2000 .

[2]  Chin-Long Wey,et al.  A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter , 1999 .

[3]  P.G.A. Jespers,et al.  A CMOS 13-b cyclic RSD A/D converter , 1992, IEEE Journal of Solid-State Circuits.

[4]  Ren Yong,et al.  A KIND OF NEW AMPLIFIER , 2000 .

[5]  K. C. Wong,et al.  A switched current cyclic A/D conversion technique , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.