A Low Power 8-Bit Asynchronous SAR ADC Design Using Charge Scaling DAC

This paper instigates a "design of an 8-bit Asynchronous-Successive Approximation Register (ASAR) ADC (analog-to-digital converter) employing a Charge Scaling DAC (digital-to-analog converter)". The design itemizes the word asynchronous, which claims it to be independent of the external clock signal. The proposed design is composed of a Comparator, Charge Scaling DAC and a digital SAR logic block. The design was simulated using 180nm CMOS technology and operated on a single 1 V power supply which dissipated a power of 32.419μW which is much lesser compared to the other existing architecture such as current scaling DAC and voltage scaling DAC.

[1]  Manish Goswami,et al.  A low power preamplifier latch based comparator using 180nm CMOS technology , 2013, 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia).

[2]  T. O. Anderson,et al.  Optimum Control Logic for Successive Approximation Analog-to-Digital Converters , 1972 .

[3]  王志华,et al.  A low power 8-bit successive approximation register A/D for a wireless body sensor node , 2010 .

[4]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[5]  R. H. Walden,et al.  Analog-to-digital converter technology comparison , 1994, Proceedings of 1994 IEEE GaAs IC Symposium.

[6]  Rui Paulo Martins,et al.  A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOS , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[7]  洪志良,et al.  A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator , 2011 .

[8]  J. A. Wepman,et al.  Analog-to-digital converters and their applications in radio receivers , 1995, IEEE Commun. Mag..

[9]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[10]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[11]  Walt Kester,et al.  The data conversion handbook , 2005 .

[12]  Chung-Ming Huang,et al.  A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[13]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[14]  Soon-Jyh Chang,et al.  A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS process , 2009, 2009 Symposium on VLSI Circuits.

[15]  R. Baines,et al.  The DSP bottleneck , 1995, IEEE Commun. Mag..

[16]  Piotr Otfinowski,et al.  A 2.5MS/s 225 µW 8-bit charge redistribution SAR ADC for multichannel applications , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[17]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[18]  Kcstcr.  The Data Conversion Handbook , 2007 .

[19]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .