论文信息 - Implementation of S-Box for Advanced Encryption Standard

Implementation of S-Box for Advanced Encryption Standard

This paper presents implementation of S-Box for Advanced Encryption Standard (AES) algorithm. The proposed design structure is implemented in verilog. Previous works rely on lookup tables to implement the S-Box of AES algorithm which incurred a fixed and unbreakable delay. The proposed design employs combinational logic based composite field arithmetic AES S-Box which results in optimized area in terms of FPGA slices compared to ROM based lookup table. The proposed 4-stage pipelined implementation of S-Box is carried on the XC3S100E device of Xilinx FPGA with verilog code which requires 34 slices and 67 4-input LUTs and also maximum clock frequency of 187.071 MHz.

P. K. Dakhole | Ajay Thatere | Arundhati Joshi

[1] Vincent Rijmen. Efficient Implementation of the Rijndael S-box , 2000 .

[2] Keshab K. Parhi,et al. On the Optimum Constructions of Composite Field for the AES Algorithm , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3] Saurabh Kumar. VLSI IMPLEMENTATION OF AES ALGORITHM , 2013 .

[5] William Stallings,et al. Cryptography and network security (2nd ed.): principles and practice , 1998 .

[6] Asoke K. Nandi,et al. Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7] Akashi Satoh,et al. A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.

[8] Vijay Kumar,et al. Efficient Rijndael Encryption Implementation with Composite Field Arithmetic , 2001, CHES.

[9] Behrouz A. Forouzan,et al. Cryptography and network security , 1998 .

[10] Keshab K. Parhi,et al. High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.