Process integration of 3D Si interposer with double-sided active chip attachments

A double-sided Si passive interposer connecting active dies on both sides for a 3D IC integration is investigated. This interposer is 100μm-thick with 10μm-diameter TSVs (through silicon vias), 3 RDLs (redistribution layer) on its front-side, 2 RDLs on its backside. It supports 2 active dies on its frontside and 1 active die at its backside. The present study focuses on the process integration of the passive interposer, double-sided chip assembly process, and passive electrical characterization.

[1]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[2]  Young-Hyun Jun,et al.  A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4×128 I/Os using TSV-based stacking , 2011, 2011 IEEE International Solid-State Circuits Conference.

[3]  M. Brillhart,et al.  Addressing bandwidth challenges in next generation high performance network systems with 3D IC integration , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[4]  Heng-Chieh Chien,et al.  Thermal evaluation and analyses of 3D IC integration SiP with TSVs for network system applications , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[5]  B. Banijamali,et al.  Outstanding and innovative reliability study of 3D TSV interposer and fine pitch solder micro-bumps , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[6]  Kuo-Shu Kao,et al.  Assembly process and reliability assessment of TSV/RDL/IPD interposer with multi-chip-stacking for 3D IC integration SiP , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[7]  John H. Lau,et al.  Oxide Liner, Barrier and Seed Layers, and Cu-Plating of Blind Through Silicon Vias (TSVs) on 300mm Wafers for 3D IC Integration , 2011 .

[8]  K. Saban.  Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity , Bandwidth , and Power Efficiency , 2009 .

[9]  Kevin Cai,et al.  3D Si Interposer Design and Electrical Performance Study , 2013 .

[10]  Sheng-Tsai Wu,et al.  Feasibility Study of a 3D IC Integration System-in-Packaging (SiP) from a 300mm Multi-Project Wafer (MPW) , 2011 .

[11]  Sheng-Tsai Wu,et al.  Design, fabrication, and calibration of stress sensors embedded in a TSV interposer in a 300mm wafer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[12]  Sheng-Tsai Wu,et al.  Thermal and mechanical design and analysis of 3D IC interposer with double-sided active chips , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[13]  G. Mori,et al.  Through-silicon-via technology for 3D integration , 2010, 2010 IEEE International Memory Workshop.

[14]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.

[15]  J. H. Lau,et al.  Effects of Slurry in Cu Chemical Mechanical Polishing (CMP) of TSVs for 3-D IC Integration , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[16]  Sheng-Tsai Wu,et al.  Ultra low-cost through-silicon holes (TSHs) interposers for 3D IC integration SiPs , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[17]  Kuo-Shu Kao,et al.  Wafer Bumping, Assembly, and Reliability of Fine-Pitch Lead-Free Micro Solder Joints for 3-D IC Integration , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[18]  John H. Lau,et al.  An Electrical Testing Method for Blind Through Silicon Vias (TSVs) for 3D IC Integration , 2011 .

[19]  R. Chaware,et al.  Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.