Multiple objective optimisation in a behavioural synthesis system

The paper describes the implementation of an ‘intelligent’ silicon compiler that provides the ability to optimise a design, given as a behavioural description, with respect to multiple objectives. The user submits goals or objectives to the system, named MOODS, which automatically finds an optimal solution in the context of the user-specified constraints. The MOODS system provides a sound basis for multiple objective optimisation and allows the user to characterise and explore the design space. An accurate representation of the implementations in the design space is ensured by feeding up technology-dependent information from a cell library. This data is used in a global cost function which guides the application of transformations on a multilevel representation of the design. The results obtained show that designs can be produced which meet users’ objectives and that a varied set of implementations can be synthesised from a single behavioural specification. The resulting characteristics of the set of implementations enable the design space to be characterised.

[1]  Reinaldo Alvarenga Bergamaschi The development of a high-level synthesis system for concurrent vlsi systems , 1988 .

[2]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[3]  Srinivas Devadas,et al.  Algorithms for hardware allocation in data path synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Roger M. Y. Ho,et al.  Goal programming and extensions , 1976 .

[5]  T. Kailath,et al.  VLSI and Modern Signal Processing , 1984 .

[6]  Daniel Gajski,et al.  Chippe: a system for constraint driven behavioral synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Mohamed I. Elmasry,et al.  Architectural synthesis for DSP silicon compilers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Jay R. Southard,et al.  MacPitts: An Approach to Silicon Compilation , 1983, Computer.

[9]  Raul Camposano,et al.  Path-based scheduling for synthesis , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Donald E. Thomas,et al.  Architectural partitioning for system level synthesis of integrated circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  David W. Knapp,et al.  The ADAM design planning engine , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..