B-Spline X-Ray Diffraction Imaging - Rapid non-destructive measurement of die warpage in ball grid array packages

Abstract Next generation “More than Moore” integrated circuit (IC) technology will rely increasingly on the benefits attributable to advanced packaging ( www.itrs.net [1] ). In these increasingly heterogeneous systems, the individual semiconductor die is becoming much thinner (25 to 50 μm, typically) and multiple dies can be stacked upon each other. It is difficult to assess non-destructively, non-invasively and in situ the stress or warpage of the semiconductor die inside these chip packages and conventional approaches tend to monitor the warpage of the package rather than the die. This paper comprises an account of a relatively new technique, which we call B-Spline X-Ray Diffraction Imaging (B-XRDI) and its application, in this instance, to the non-destructive mapping of Si semiconductor die lattice misorientation inside wire bonded encapsulated Low-profile Fine-pitch Ball Grid Array (LFPGA) packages. B-XRDI is an x-ray diffraction imaging technique which allows the user to reconstruct from a series of section x-ray topographic images a full profile of the warpage of the silicon semiconductor die inside such a chip package. There is no requirement for pre-treatment or pre-processing of the chip package and we show that synchrotron-based B-XRDI mapping of wafer warpage can be achieved with angular tilt resolutions of the order of 50 μrad ≈ 0.003° in times as short as 9–180 s (worst case X–Y spatial resolution = 100 μm) for a full 8.7 mm × 8.7 mm semiconductor die inside the fully encapsulated LFBGA packages. We confirm the usefulness of the technique by correlating our data with conventional warpage measurements performed by mechanical and interferometric profilometry and finite element modelling (FEM). We suggest that future developments will lead to real-time, or near real-time, mapping of thermomechanical stresses during chip packaging processes, which can run from bare wafer through to a fully encapsulated chip package.

[2]  Stresses and strain in silicon: 3-dimensional analytical capabilities for the non-invasive evaluation of strain fields in Si wafers and packaged chips , 2012 .

[3]  Z. Zytkiewicz,et al.  Imaging of strain in laterally overgrown GaAs layers by spatially resolved x-ray diffraction , 2007 .

[4]  Patrick B. Hassell,et al.  Measurement of thermally induced warpage of BGA packages/substrates using phase-stepping shadow moire , 1997, Proceedings of the 1997 1st Electronic Packaging Technology Conference (Cat. No.97TH8307).

[5]  Z. Hassan,et al.  Characterization Methods for Ultrathin Wafer and Die Quality: A Review , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[6]  Heinrich Riesemeier,et al.  The micro-imaging station of the TopoTomo beamline at the ANKA synchrotron light source , 2009 .

[7]  B. Tanner,et al.  Dislocation contrast in X‐ray synchrotron topographs , 1977 .

[8]  Nondestructive Warpage Measurements of LSI Chips in a Stacked System in Package by Using High-Energy X-ray Diffraction , 2010 .

[9]  A. Authier.  Dynamical theory of x-ray diffraction , 2001 .

[10]  K. Croes,et al.  Mechanical stability of Cu/low-k BEOL interconnects , 2014, 2014 IEEE International Reliability Physics Symposium.

[11]  G. Beyer,et al.  3D stacking induced mechanical stress effects , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[12]  Heinrich Riesemeier,et al.  White beam synchrotron topography using a high resolution digital X-ray imaging detector , 2008 .

[13]  Herbert Reichl,et al.  3-D thin chip integration technology - from technology development to application , 2009, 2009 IEEE International Conference on 3D System Integration.

[14]  K. M. Chen.  Die crack study for 40 nm lead free flip chip packaging , 2009, 2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference.

[15]  A. Danilewsky,et al.  Evaluation of mechanical stresses in silicon substrates due to lead-tin solder bumps via synchrotron X-ray topography and finite element modeling , 2003 .

[16]  M. Brillhart,et al.  Shear microprobing of chip-package interaction in advanced interconnect structures , 2011, 2011 IEEE International Interconnect Technology Conference.

[17]  D. Yang,et al.  Study on thermo-mechanical reliability of embedded chip during thermal cycle loading , 2009, 2009 International Conference on Electronic Packaging Technology & High Density Packaging.

[18]  A. S. Voloshin,et al.  Manufacturing stresses in the die due to the die-attach process , 1995 .

[19]  D. Keith Bowen,et al.  X-Ray Metrology in Semiconductor Manufacturing , 2006 .

[20]  Daniel Malacara,et al.  Twyman–Green Interferometer , 2006 .

[21]  Juha Riikonen,et al.  Examination of mechanical stresses in silicon substrates due to lead–tin solder bumps via micro-Raman spectroscopy and finite element modelling , 2002 .

[22]  P. Rabe,et al.  Use of synchrotron radiation in X‐ray diffraction topography , 1974 .

[23]  Parallel simulations of partially coherent wavefront propagation from a finite emittance electron beam , 2013 .

[24]  A. Danilewsky,et al.  Non-destructive laboratory-based X-ray diffraction mapping of warpage in Si die embedded in IC packages , 2014 .

[25]  W. Wang,et al.  TSV Stress Testing and Modeling for 3D IC Applications , 2009, 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[26]  A. Danilewsky,et al.  Three-dimensional X-ray diffraction imaging of process-induced dislocation loops in silicon , 2011 .

[27]  A. Rack,et al.  Synchrotron-based radioscopy employing spatio-temporal micro-resolution for studying fast phenomena in liquid metal foams , 2009, Journal of synchrotron radiation.

[28]  T. Antretter,et al.  Comparison of Different Methods for Stress and Deflection Analysis in Embedded Die Packages During the Assembly Process , 2014 .

[29]  Geert Van der Plas,et al.  Advanced experimental back-end-of-line (BEOL) stability test , 2015 .

[30]  Patrik Vagovič,et al.  Real‐time X‐ray diffraction imaging for semiconductor wafer metrology and high temperature in situ experiments , 2011 .

[31]  H. Reichl,et al.  Technical Understanding of Resin-Coated-Copper (RCC) Lamination Processes for Realization of Reliable Chip Embedding Technologies , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[32]  K. Lang,et al.  Chip embedding technology developments leading to the emergence of miniaturized system-in-packages , 2010, 18th European Microelectronics & Packaging Conference.

[33]  P. McNally,et al.  Mapping of mechanical stresses in silicon substrates due to lead–tin solder bump reflow process via synchrotron x-ray topography and finite element modelling , 2003 .

[34]  I. De Wolf,et al.  Development of B-spline X-ray Diffraction Imaging techniques for die warpage and stress monitoring inside fully encapsulated packaged chips , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).