Data memory power optimization and performance exploration of embedded systems for implementing motion estimation algorithms

A memory power optimization and performance exploration methodology based on high-level (C language) code transformations that allows the system designer to explore various data memory power, data memory area and performance trade-offs early in the design process of embedded multimedia systems is introduced. This exploration strategy is introduced for both single and multiprocessor environments. The latter requires partitioning of the application. After employing software transformations, the experimental results, obtained using four well-known motion estimation kernels provide an insight on the performance and energy consumption trade-offs, comparing memory hierarchies for the ARM programmable core and prove the validity of the proposed approach.

[1]  Konstantinos Konstantinides,et al.  Image and video compression standards , 1995 .

[2]  Erik Brockmeyer,et al.  Data Access and Storage Management for Embedded Programmable Processors , 2002, Springer US.

[3]  Hsueh-Ming Hang,et al.  A comparison of block-matching algorithms mapped to systolic-array implementation , 1997, IEEE Trans. Circuits Syst. Video Technol..

[4]  Young Serk Shim,et al.  A fast hierarchical motion vector estimation algorithm using mean pyramid , 1995, IEEE Trans. Circuits Syst. Video Technol..

[5]  Wayne H. Wolf,et al.  Computers as components - principles of embedded computing system design , 2005 .

[6]  Constantinos E. Goutis,et al.  Code Transformations for Embedded Multimedia Applications: Impact on Power and Performance , 1998, ISCA 1998.

[7]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[8]  Anil K. Jain,et al.  Displacement Measurement and Its Application in Interframe Image Coding , 1981, IEEE Trans. Commun..

[9]  Antonios Argyriou,et al.  Memory hierarchy optimization of multimedia applications on programmable embedded cores , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[10]  Paul E. Landman,et al.  Low-power architectural design methodologies , 1995 .

[11]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .

[12]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[13]  Nikil D. Dutt,et al.  Memory Architecture Exploration for Programmable Embedded Systems , 2002, Springer US.

[14]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[15]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[16]  Michael J. Flynn,et al.  An area model for on-chip memories and its application , 1991 .