Memory efficient FPGA implementation of hough transform for line and circle detection

Hough transform (HT) is a widely used algorithm in machine vision systems. In this paper, a memory efficient architecture for implementing HT on FPGAs is presented. The proposed architecture enables storing the HT space on the FPGA's memory blocks with no need for accessing external memory while processing large size images in real-time with high frame rate. It can be used for both line and circle detection. Results show very good accuracy with images processed at 30 fps frame rate and image size of 800 × 600. This compares favourably with other reported architectures in the literature.

[1]  Si Mahmoud Karabernou,et al.  Real-time FPGA implementation of Hough Transform using gradient and CORDIC algorithm , 2005, Image Vis. Comput..

[2]  Jae Wook Jeon,et al.  A real-time finite line detection system based on FPGA , 2008, 2008 6th IEEE International Conference on Industrial Informatics.

[3]  Martin Fleury,et al.  Multi-sector algorithm for hardware acceleration of the general Hough transform , 2006, Image Vis. Comput..

[4]  Richard O. Duda,et al.  Use of the Hough transformation to detect lines and curves in pictures , 1972, CACM.

[5]  L. Boussaid,et al.  An embedded system for real-time traffic sign recognizing , 2008, 2008 3rd International Design and Test Workshop.

[6]  Wei Wang,et al.  A distributed arithmetic hardware architecture for real-time hough-transform-based segmentation , 2005 .

[7]  Manuel Hernandez Calviño,et al.  FPGA Implementation of the Generalized Hough Transform , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[8]  C. Chen,et al.  A Circular Hough Transform Hardware for Industrial Circle Detection Applications , 2006, 2006 1ST IEEE Conference on Industrial Electronics and Applications.

[9]  F. Klefenz,et al.  On using the hough transform for driving assistance applications , 2008, 2008 4th International Conference on Intelligent Computer Communication and Processing.

[10]  Ahmed Elhossini,et al.  A reconfigurable architecture for real-time vision systems on FPGA , 2010, 2010 International Conference on Microelectronics.