An error-efficient Gaussian filter for image processing by using the expanded operand decomposition logarithm multiplication

Digital signal processing and image processing applications require the noise free and efficient arithmetic operations. To overcome the noise problem, an efficient expanded operand decomposition (ExOD) based logarithm multiplication is proposed and applied for convolution of Gaussian smoothing filter to minimize the noise. The ExOD approach improves the average error percentage (AEP), mean square error (MSE) and the error rate in comparison of reported operand decomposition (OD) and improved operand decomposition (IOD). The peak signal-to-noise ratio (PSNR), MSE and the AEP of the ExOD logarithm multiplication method are improved as compared to the reported logarithm multiplication to the convolution operation. The ExOD method for logarithmic multiplication gives AEP of 0.276, 0.294 and 0.309%, whereas Mitchell’s algorithm gives 2.702, 2.661 and 2.830%, OD-Mitchell’s multiplication gives 1.441, 1.449 and 2.170% and IOD-Mitchell’s multiplication gives 1.627, 1.678 and 2.064% for 4-, 8-, and 16-bit operations respectively. ExOD-Mitchell’s multiplication gives 1.867% MSE, 45.453 db PSNR and 0.293% AEP, whereas Mitchell’s algorithm gives 18.688% MSE, 35.449 db PSNR and 2.731% AEP, OD-Mitchell’s multiplication gives 9.877% MSE, 38.218 db PSNR and 1.686% AEP and IOD-Mitchell’s multiplication gives 10.866% MSE, 37.804 db PSNR and 1.789% AEP. The proposed ExOD based Mitchell algorithm multiplication has useful applications in image processing with efficient accuracy.

[1]  Steven Lawrence Fernandes,et al.  Recognizing Faces When Images Are Corrupted by Varying Degree of Noises and Blurring Effects , 2015 .

[2]  Mitra Basu,et al.  Gaussian-based edge-detection methods - a survey , 2002, IEEE Trans. Syst. Man Cybern. Part C.

[3]  Yuzo Iano,et al.  Implementation of a fixed-point 2D Gaussian Filter for Image Processing based on FPGA , 2015, 2015 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA).

[4]  Steven Lawrence Fernandes,et al.  Recognizing facial images using Gabor Wavelets, DCT-Neural Network, Hybrid Spatial Feature Interdependence Matrix , 2014, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS).

[5]  Prabir Saha,et al.  HIGH SPEED MULTIPLIER USING HIGH ACCURACY OATING POINT LOGARITHMIC NUMBER SYSTEM , 2014 .

[6]  V. Mahalingam,et al.  Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition , 2006, IEEE Transactions on Computers.

[7]  Patricio Bulic,et al.  An iterative logarithmic multiplier , 2011, Microprocess. Microsystems.

[8]  David Lewis,et al.  A 30-b integrated logarithmic number system processor , 1991 .

[9]  Vassilis Paliouras,et al.  Considering the alternatives in low-power design , 2001 .

[10]  Zine-Eddine Abid,et al.  Modified Operand Decomposition Multiplication for High Performance Parallel Multipliers , 2016, J. Circuits Syst. Comput..

[11]  Durgesh Nandan,et al.  An efficient VLSI architecture design for logarithmic multiplication by using the improved operand decomposition , 2017, Integr..

[12]  Pei-Yung Hsiao,et al.  Generic 2-D gaussian smoothing filter for noisy image processing , 2007, TENCON 2007 - 2007 IEEE Region 10 Conference.

[13]  Earl E. Swartzlander,et al.  The Sign/Logarithm Number System , 1975, IEEE Transactions on Computers.

[14]  Steven Lawrence Fernandes,et al.  Low Power Affordable and Efficient Face Detection in the Presence of Various Noises and Blurring Effects on a Single-Board Computer , 2015 .

[15]  Fred J. Taylor,et al.  A 20 Bit Logarithmic Number System Processor , 1988, IEEE Trans. Computers.

[16]  P. Nagabhushan,et al.  Robust Face Recognition in the Presence of Noises and Blurring Effects by Fusing Appearance Based Techniques and Sparse Representation , 2013, 2013 2nd International Conference on Advanced Computing, Networking and Security.

[17]  S. Ramaswamy,et al.  CMOS VLSI implementation of a digital logarithmic multiplier , 1996, Proceedings of the IEEE 1996 National Aerospace and Electronics Conference NAECON 1996.

[18]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..

[19]  Durgesh Nandan,et al.  An efficient VLSI architecture for iterative logarithmic multiplier , 2017, 2017 4th International Conference on Signal Processing and Integrated Networks (SPIN).

[20]  S. L. SanGregory,et al.  A fast, low-power logarithm approximation with CMOS VLSI implementation , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[21]  Radu P. Matei,et al.  Design of 2D parametric filters for directional Gaussian smoothing , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).

[22]  Liang-Gee Chen,et al.  A 32-bit logarithmic number system processor , 1996, J. VLSI Signal Process..

[23]  Ritesh Kumar Agrawal,et al.  ASIC based logarithmic multiplier using iterative pipelined architecture , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[24]  Lars Wanhammar,et al.  Implementation of elementary functions for logarithmic number systems , 2008, IET Comput. Digit. Tech..

[25]  Wayne Luk,et al.  FPGA Designs with Optimized Logarithmic Arithmetic , 2010, IEEE Transactions on Computers.

[26]  Benton H. Calhoun,et al.  Error-energy analysis of hardware logarithmic approximation methods for low power applications , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[27]  Rizalafande Che Ismail,et al.  The design revolution of logarithmic number system architecture , 2014, 2014 2nd International Conference on Electrical, Electronics and System Engineering (ICEESE).

[28]  Patricio Bulic,et al.  A simple pipelined logarithmic multiplier , 2010, 2010 IEEE International Conference on Computer Design.

[29]  Toshi Hiro Nishimura,et al.  Fast image blurring using Lookup Table for real time feature extraction , 2009, 2009 IEEE International Symposium on Industrial Electronics.

[30]  ERNEST L. HALL,et al.  Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications , 1970, IEEE Transactions on Computers.