Compact Layout of On-Chip Transformer

This study develops a compact layout for an on-chip transformer with both wide range of turn ratios and a high coupling coefficient in a small chip area. Analytical formulas are applied to calculate the self-inductances in the design stage. Therefore, six devices with various turn ratios are designed to verify the proposed layout. All devices are fabricated using foundry 130 nm complementary metal-oxide semiconductor technology. Measurements reveal that the proposed transformer has a wide range of n values (1-5.68) and high coupling k values (0.99-0.48) for a chip area of 1002 ¿m2.

[1]  Tao Wang,et al.  A High-Performance Micromachined RF Monolithic Transformer With Optimized Pattern Ground Shields (OPGS) for UWB RFIC Applications , 2007, IEEE Transactions on Electron Devices.

[2]  Heng-Ming Hsu,et al.  Implementation of high-coupling and broadband transformer in RFCMOS technology , 2005, IEEE Transactions on Electron Devices.

[3]  Heng-Ming Hsu,et al.  Characterization of On-Chip Transformer Using Microwave Technique , 2008, IEEE Transactions on Electron Devices.

[4]  Marion Kee,et al.  Analysis , 2004, Machine Translation.

[5]  J.R. Long,et al.  Monolithic transformers for silicon RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[6]  J. Burghartz,et al.  Substrate effects in monolithic RF transformers on silicon , 2002 .

[7]  Egidio Ragonese,et al.  Design methodology for the optimization of transformer-loaded RF circuits , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  M. J. Deen,et al.  A general noise and S-parameter deembedding procedure for on-wafer high-frequency noise measurements of MOSFETs , 2001 .

[9]  Heng-Ming Hsu.  Analytical formula for inductance of metal of various widths in spiral inductors , 2004, IEEE Transactions on Electron Devices.

[10]  Ya-Hong Xie,et al.  High-performance on-chip transformers , 2005 .

[11]  Jonghae Kim,et al.  High-performance and area-efficient stacked transformers for RF CMOS integrated circuits , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[12]  Ali M. Niknejad,et al.  Analysis, simulation, and applications of passive devices on conductive substrates , 2000 .

[13]  Heng-Ming Hsu,et al.  High Turn Ratio and High Coupling Coefficient Transformer in 90-nm CMOS Technology , 2009, IEEE Electron Device Letters.

[14]  A. Weisshaar,et al.  A new compact model for monolithic transformers in silicon-based RFICs , 2005, IEEE Microwave and Wireless Components Letters.

[15]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[16]  Lap Chan,et al.  An area efficient high turn ratio monolithic transformer for silicon RFIC , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[17]  Wei-Zen Chen,et al.  Miniaturized 3-dimensional transformer design , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[18]  H. Greenhouse,et al.  Design of Planar Rectangular Microelectronic Inductors , 1974 .

[19]  E. Kerherve,et al.  Modeling and Characterization of On-Chip Transformers for Silicon RFIC , 2007, IEEE Transactions on Microwave Theory and Techniques.

[20]  Egidio Ragonese,et al.  Design methodology for the optimization of transformer-loaded RF circuits , 2006, 2005 IEEE International Symposium on Circuits and Systems.