Modeling and Implementation of an All Digital Phase-Locked-Loop for Grid-Voltage Phase Detection

In this paper, a novel all digital phase-locked-loop (ADPLL) is proposed for the phase detection of power grid voltage. The proposed ADPLL features wide track-in range and fast pull-in time, and it can be easily integrated into the digital controller with low cost. The nonlinear model of such digital system is derived from the operation principle of the ADPLL and the linearized model is then obtained to evaluate the steady and dynamic performance due to the nonlinear and discrete property. Compared with the conventional DPLL, the proposed ADPLL has almost no steady state phase error when the frequency of the input signal deviates from the center frequency. Moreover, the tracking speed is highly improved. In contrast with other ADPLLs, the proposed one employs the loop filter with proportional-Integral (PI) structure, which can help to eliminate the steady state error excited by high-order disturbances or noise. As a result, a low system clock or sampling frequency is enough to get a satisfactory performance, which is an attractive advantage for the low cost applications. Simulation and experimental results verify the analysis and the effectiveness of the ADPLL.

[1]  Guan-Chyun Hsieh,et al.  Phase-locked loop techniques. A survey , 1996, IEEE Trans. Ind. Electron..

[2]  Francisco A. S. Neves,et al.  A Method for Extracting the Fundamental-Frequency Positive-Sequence Voltage Vector Based on Simple Mathematical Transformations , 2008, IEEE Transactions on Industrial Electronics.

[3]  S. M. Walters,et al.  Digital phase-locked loop with jitter bounded , 1989 .

[4]  Ieee Xplore,et al.  IEEE Transactions on Industrial Informatics , 2005 .

[5]  Bin Wu,et al.  Unified Power Control for PMSG-Based WECS Operating Under Different Grid Conditions , 2011, IEEE Transactions on Energy Conversion.

[6]  Hyun Woo Lee,et al.  Precision control of single-phase PWM inverter using PLL compensation , 2005 .

[7]  William C. Lindsey,et al.  Comments on "A survey of digital phase locked loops" , 1982 .

[8]  Felice Liccardo,et al.  Robust and Fast Three-Phase PLL Tracking System , 2011, IEEE Transactions on Industrial Electronics.

[9]  Bin Wu,et al.  Direct PWM Synchronization Using An All Digital Phase-Locked Loop for High Power Grid-Interfacing Converters , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[10]  F. P. Dawson,et al.  Phase synchronization using zero crossing sampling digital phase-locked loop , 2002, Proceedings of the Power Conversion Conference-Osaka 2002 (Cat. No.02TH8579).

[11]  Dushan Boroyevich,et al.  Phase-Locked Loop Noise Reduction via Phase Detector Implementation for Single-Phase Systems , 2011, IEEE Transactions on Industrial Electronics.

[12]  S Shinnaka,et al.  A Novel Fast-Tracking D-Estimation Method for Single-Phase Signals , 2011, IEEE Transactions on Power Electronics.

[13]  Marcelo A. Pérez,et al.  A Robust Phase-Locked Loop Algorithm to Synchronize Static-Power Converters With Polluted AC Systems , 2008, IEEE Transactions on Industrial Electronics.

[14]  Zhanfeng Song,et al.  Robust Model Predictive Current Control of Three-Phase Voltage Source PWM Rectifier With Online Disturbance Observation , 2012, IEEE Transactions on Industrial Informatics.

[15]  Josep M. Guerrero,et al.  Dynamics Assessment of Advanced Single-Phase PLL Structures , 2013, IEEE Transactions on Industrial Electronics.

[16]  In-Joong Ha,et al.  Design of ADPLL for both large lock-in range and good tracking performance , 1999 .

[17]  Bin Wu,et al.  Active Islanding Detection for Inverter-Based Distributed Generation Systems With Power Control Interface , 2011, IEEE Transactions on Energy Conversion.

[18]  Frede Blaabjerg,et al.  Flexible Active Power Control of Distributed Power Generation Systems During Grid Faults , 2007, IEEE Transactions on Industrial Electronics.

[19]  Marian P. Kazmierkowski,et al.  Active filtering function of three-phase PWM boost rectifier under different line voltage conditions , 2005, IEEE Transactions on Industrial Electronics.

[20]  Josep M. Guerrero,et al.  Design and Tuning of a Modified Power-Based PLL for Single-Phase Grid-Connected Power Conditioning Systems , 2012, IEEE Transactions on Power Electronics.

[21]  D. Boroyevich,et al.  Decoupled Double Synchronous Reference Frame PLL for Power Converters Control , 2007, IEEE Transactions on Power Electronics.

[22]  Lourenco Matakas,et al.  Phase-Locked Loop Based on Selective Harmonics Elimination for Utility Applications , 2013, IEEE Transactions on Power Electronics.

[23]  Pablo Fernandez-Comesana,et al.  An Optimized Implementation of Phase Locked Loops for Grid Applications , 2011, IEEE Transactions on Instrumentation and Measurement.

[24]  Hirofumi Sasaki,et al.  All digital dividing ratio changeable type phase‐locked loop with a wide lock‐in range , 2005 .

[25]  Gerardo Escobar,et al.  Fixed-Reference-Frame Phase-Locked Loop for Grid Synchronization Under Unbalanced Operation , 2011, IEEE Transactions on Industrial Electronics.

[26]  Bin Wu,et al.  A Novel Hardware-Based All-Digital Phase-Locked Loop Applied to Grid-Connected Power Converters , 2011, IEEE Transactions on Industrial Electronics.