FinFET design considerations based on 3-D simulation and analytical modeling

Design considerations of the FinFET have been investigated by three-dimensional (3-D) simulation and analytical modeling in this paper. Short-channel effects (SCE) of the FinFET can be reasonably controlled by reducing either silicon fin height or fin thickness. Analytical solution of 3-D Laplace's equation is employed to establish the design equations for the subthreshold behavior in the fully depleted silicon fins. Based on the 3-D analytical electrostatic potential in the subthreshold region, the threshold voltage (V/sub th/) roll-off and the subthreshold swing (S) are estimated by considering the source barrier changes in the most leaky channel path. V/sub th/ roll-off is an exponential function of the ratio of effective channel length to drain potential decay length, which can then be expressed as a function of the fin thickness, the fin height and the gate oxide thickness. The drain-potential decay lengths of single-gate fully depleted SOI MOSFET (FDFET), double-gate MOSFET (DGFET), rectangular surrounding-gate MOSFET (SGFET), and FinFET are compared. The drain potential scaling length and V/sub th/ roll-off can be included into a universal relation for convenient comparison.

[1]  C. Hu,et al.  Sub-50 nm P-channel FinFET , 2001 .

[2]  Zengtao Liu,et al.  3D analytical subthreshold and quantum mechanical analyses of double-gate MOSFET , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  T. Sugii,et al.  Analytical models for n/sup +/-p/sup +/ double-gate SOI MOSFET's , 1995 .

[4]  Y. Taur.  CMOS scaling beyond 0.1 /spl mu/m: how far can it go? , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[5]  E. Kane.  Theory of Tunneling , 1961 .

[6]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[7]  H.-S.P. Wong,et al.  Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[8]  D. Frank,et al.  Generalized scale length for two-dimensional effects in MOSFETs , 1998, IEEE Electron Device Letters.

[9]  A.P. Johnson,et al.  A sub 40-nm body thickness n-type FinFET , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[10]  David J. Frank,et al.  Monte Carlo simulations of p- and n-channel dual-gate Si MOSFET's at the limits of scaling , 1993 .

[11]  M. V. Fischetti,et al.  Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go? , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[12]  Jeffrey Bokor,et al.  Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[13]  Yuan Taur,et al.  Design and performance considerations for sub-0.1 /spl mu/m double-gate SOI MOSFET'S , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[14]  K. K. Young.  Analysis of conduction in fully depleted SOI MOSFETs , 1989 .

[15]  Yannis Tsividis,et al.  Mixed analog-digital VLSI devices and technology , 1996 .

[16]  Gerold W. Neudeck,et al.  New planar self-aligned double-gate fully-depleted P-MOSFETs using epitaxial lateral overgrowth (ELO) and selectively grown source/drain (S/D) , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).

[17]  T. Sugii,et al.  Analytical threshold voltage model for short channel double-gate SOI MOSFETs , 1996 .

[18]  Y. Tosaka,et al.  Scaling theory for double-gate SOI MOSFET's , 1993 .

[19]  T. Sugii,et al.  Analytical threshold voltage model for short channel n/sup +/-p/sup +/ double-gate SOI MOSFETs , 1996 .

[20]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[21]  K. K. Young.  Short-channel effect in fully depleted SOI MOSFETs , 1989 .

[22]  S. Laux,et al.  Long-range Coulomb interactions in small Si devices. Part I: Performance and reliability , 2001 .

[23]  Jong-Ho Lee,et al.  Super self-aligned double-gate (SSDG) MOSFETs utilizing oxidation rate difference and selective epitaxy , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[24]  D. Frank,et al.  25 nm CMOS design considerations , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[25]  Dimitri A. Antoniadis,et al.  SOI MOSFET effective channel mobility , 1994 .

[26]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[27]  K. De Meyer,et al.  A 2-D analytical threshold voltage model for fully-depleted SOI MOSFETs with Halos or pockets , 2001 .

[28]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.