Survey on H.264 Standard

The progress of science and technology demands multimedia applications to be realized on embedded systems as it involves transfer of large amounts of data. Compared with standards such as MPEG-2, MPEG-4 Visual, H.264 can deliver better image quality at the same compressed bit rate or at a lower bit rate. The increase in compression efficiency and flexibility come at the expense of increase in complexity, which is a fact that must be overcome. Therefore, an efficient Co-design methodology is required, where the encoder software application is highly optimized and structured in a very modular and efficient manner, so as to allow its most complex and time consuming operations to be offloaded to dedicated hardware accelerators. This paper provides an overview of the features of H.264 and surveys the emerging studies related to new coding features of the standard.

[1]  Benny Bing,et al.  A Practical Survey of H.264 Capabilities , 2009, 2009 Seventh Annual Communication Networks and Services Research Conference.

[2]  P. A. Subrahmanyam,et al.  Hardware/software partitioning for multi-function systems , 1997, ICCAD 1997.

[3]  Jiun-In Guo,et al.  A system architecture exploration on the configurable HW/SW co-design for H.264 video decoder , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[4]  Wael M. Badawy,et al.  The hardware architecture of a novel motion estimator with adaptive crossed quarter polar search patterns for H.264 encoding , 2009, 2009 Canadian Conference on Electrical and Computer Engineering.

[5]  Liang-Gee Chen,et al.  Hardware architecture design of an H.264/AVC video codec , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[6]  Nuno Roma,et al.  H.264/AVC framework for multi-core embedded video encoders , 2010, 2010 International Symposium on System on Chip.

[7]  Gerard J. M. Smit,et al.  Implementation of a 2-D 8×8 IDCT on the Reconfigurable Montium Core , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[8]  Yi-bin Hou,et al.  A Design of Low-Cost Low-Bandwidth Mobile Video Surveillance System Based on DM6446 , 2007, 2007 International Conference on Wireless Communications, Networking and Mobile Computing.

[9]  Wen Guo,et al.  Improved FFSBM algorithm and its VLSI architecture for variable block size motion estimation of H.264 , 2005, 2005 International Symposium on Intelligent Signal Processing and Communication Systems.

[10]  Ningmei Yu,et al.  High Throughput and Cost Efficient VLSI Architecture of Integer Motion Estimation for H.264/AVC , 2011 .

[11]  Zhang Chun,et al.  A Hardware-Software Co-design for H.264/AVG Decoder , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[12]  Ilker Hamzaoglu,et al.  An Efficient Hardware Architecture for Quarter-Pixel Accurate H.264 Motion Estimation , 2007 .

[13]  Christophe De Vleeschouwer,et al.  Algorithmic and architectural co-design of a motion-estimation engine for low-power video devices , 2002, IEEE Trans. Circuits Syst. Video Technol..

[14]  Wen Gao,et al.  Reusable Architecture and Complexity-Controllable Algorithm for the Integer/Fractional Motion Estimation of H.264 , 2007, IEEE Transactions on Consumer Electronics.

[15]  Gustavo A. Ruiz,et al.  An Efficient VLSI Architecture of Fractional Motion Estimation in H.264 for HDTV , 2011, J. Signal Process. Syst..

[16]  Turhan Tunali,et al.  A Survey on the H.264/AVC Standard , 2005 .

[17]  Yang Song,et al.  Ultra Low-Complexity Fast Variable Block Size Motion Estimation Algorithm in H.264/AVC , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[18]  Nuno Roma,et al.  Hardware/software co-design of H.264/AVC encoders for multi-core embedded systems , 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP).

[19]  Lu Fang,et al.  Novel RD-Optimized VBSME With Matching Highly Data Re-Usable Hardware Architecture , 2011, IEEE Transactions on Circuits and Systems for Video Technology.

[20]  Shao-Yi Chien,et al.  Multi-Pass and Frame Parallel Algorithms of Motion Estimation in H.264/AVC for Generic GPU , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[21]  Khalid Sayood.  6 – Context-Based Compression , 2006 .

[22]  Nuno Roma,et al.  p264: open platform for designing parallel H.264/AVC video encoders on multi-core systems , 2010, NOSSDAV '10.

[23]  Gwo Giun Lee,et al.  Algorithm/Architecture Co-Design of 3-D Spatio–Temporal Motion Estimation for Video Coding , 2007, IEEE Transactions on Multimedia.

[24]  P. A. Subrahmanyam,et al.  Hardware/software partitioning for multifunction systems , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Arjen S. Damstra,et al.  Co-design and Implementation of the H.264/AVC Motion Estimation Algorithm Using Co-simulation , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[26]  Chun-Chieh Lin,et al.  H.264 Decoder: A Case Study in Multiple Design Points , 2008, 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design.

[27]  Veysel Aslantas,et al.  Extending depth-of-field of a digital camera using particle swarm optimization based image fusion , 2010, IEEE International Symposium on Consumer Electronics (ISCE 2010).

[28]  Xiaohua Tian,et al.  System-on-Chip Design Methodology for a Statistical Coder , 2006, Seventeenth IEEE International Workshop on Rapid System Prototyping (RSP'06).

[29]  Tian-Sheuan Chang,et al.  A Fast Algorithm and Its Architecture for Motion Estimation in MPEG-4 AVC/H.264 Video Coding , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.