Different I/O standard based Wi-Fi enable 32-bit ALU design on 90nm FPGA
暂无分享,去创建一个
[1] Zhihua Wang,et al. Low-voltage and high-speed FPGA I/O cell design in 90nm CMOS , 2009, 2009 IEEE 8th International Conference on ASIC.
[2] Bishwajeet Pandey,et al. LVCMOS Based Thermal Aware Energy Efficient Vedic Multiplier Design on FPGA , 2014, 2014 International Conference on Computational Intelligence and Communication Networks.
[3] Mostafa Ersali Salehi Nasab,et al. Power Efficient High-Level Synthesis by Centralized and Fine-Grained Clock Gating , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Li Li,et al. Activity-driven optimised bus-specific-clock-gating for ultra-low-power smart space applications , 2011, IET Commun..
[5] N. Anand,et al. Performance analysis and implementation of clock gating techniques for low power applications , 2014, 2014 International Conference on Science Engineering and Management Research (ICSEMR).
[6] Bishwajeet Pandey,et al. Clock Gating Aware Low Power Global Reset ALU and Implementation on 28nm FPGA , 2013, 2013 5th International Conference on Computational Intelligence and Communication Networks.
[7] Na Gong,et al. Application-driven power efficient ALU design methodology for modern microprocessors , 2013, International Symposium on Quality Electronic Design (ISQED).
[8] S. S. Salankar,et al. Clock gating — A power optimizing technique for VLSI circuits , 2011, 2011 Annual IEEE India Conference.
[9] Manisha Pattanaik,et al. Drive Strength and LVCMOS Based Dynamic Power Reduction of ALU on FPGA , 2013 .