TEMPLATE BASED ASYNCHRONOUS DESIGN

ix

[1]  Peter A. Beerel,et al.  Statistically optimized asynchronous barrel shifters for variable length codecs , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  Mark Horowitz,et al.  A zero-overhead self-timed 160-ns 54-b CMOS divider , 1991 .

[3]  T. Nanya.  TITAC-2 : A 32-bit scalable-delay-insensitive microprocessor , 1997 .

[4]  Kiyoshi Oguri,et al.  Asynchronous Circuit Design , 2001 .

[5]  Joep L. W. Kessels,et al.  The Tangram framework: asynchronous circuits for low power , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[6]  John B. Anderson,et al.  Sequential Coding Algorithms: A Survey and Cost Analysis , 1984, IEEE Trans. Commun..

[7]  D. A. Edwards,et al.  The Balsa Asynchronous Circuit Synthesis System , 2000 .

[8]  Samir Palnitkar,et al.  Verilog HDL: a guide to digital design and synthesis , 1996 .

[9]  Kevin J. Nowka,et al.  Designing for a gigahertz [guTS integer processor] , 1998, IEEE Micro.

[10]  Peter A. Beerel,et al.  The design and verification of a high-performance low-control-overhead asynchronous differential equation solver , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Ivan E. Sutherland,et al.  FLEETzero: an asynchronous switching experiment , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[12]  Jianwei Liu,et al.  Dynamic logic in four-phase micropipelines , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[13]  Chris J. Myers,et al.  Timed circuits: a new paradigm for high-speed design , 2001, ASP-DAC '01.

[14]  H. Peter Hofstee,et al.  Verification of delayed-reset domino circuits using ATACS , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[15]  Teresa H. Meng,et al.  Algorithms and architectures for high-speed viterbi decoding , 1993 .

[16]  Amir Pnueli,et al.  Marked Directed Graphs , 1971, J. Comput. Syst. Sci..

[17]  Ted Eugene Williams,et al.  Self-timed rings and their application to division , 1992 .

[18]  Luciano Lavagno,et al.  Decomposition and technology mapping of speed-independent circuits using Boolean relations , 1997, ICCAD 1997.

[19]  Takashi Nanya,et al.  TITAC: design of a quasi-delay-insensitive microprocessor , 1994, IEEE Design & Test of Computers.

[20]  Steven M. Nowick,et al.  Fine-grain pipelined asynchronous adders for high-speed DSP applications , 2000, Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era.

[21]  Alain J. Martin.  Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .

[22]  Ran Ginosar,et al.  Relative timing , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[23]  Jan Tijmen Udding,et al.  A formal model for defining and classifying delay-insensitive circuits and systems , 1986, Distributed Computing.

[24]  Ad M. G. Peeters,et al.  Single-rail handshake circuits , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[25]  Alain J. Martin.  Compiling communicating processes into delay-insensitive VLSI circuits , 2005, Distributed Computing.

[26]  Andrew Wolfe,et al.  A fast asynchronous Huffman decoder for compressed-code embedded processors , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[27]  Peter A. Beerel,et al.  Relative timing based verification of timed circuits and systems , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[28]  P. Marston,et al.  Designing asynchronous standby circuits for a low-power pager , 1999 .

[29]  Ad M. G. Peeters,et al.  Stretching quasi delay insensitivity by means of extended isochronic forks , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[30]  Peter A. Beerel,et al.  Speculative completion for the design of high-performance asynchronous dynamic adders , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[31]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .

[32]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[33]  Ken Stevens,et al.  The Post Office experience: designing a large asynchronous chip , 1993, Integr..

[34]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[35]  Peter A. Beerel.  CAD tools for the synthesis, verification, and testability of robust asynchronous circuits , 1995 .

[36]  I. M. Jacobs,et al.  Principles of Communication Engineering , 1965 .

[37]  T. E. Williarns,et al.  A Zero-overhead Self-timed 160ns 54b CMOS Divider , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[38]  David L. Dill,et al.  Automatic synthesis of locally-clocked asynchronous state machines , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[39]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[40]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[41]  Alain J. Martin.  Synthesis of Asynchronous VLSI Circuits , 1991 .

[42]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[43]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[44]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .

[45]  Makoto Iwata,et al.  DDMPs: self-timed super-pipelined data-driven multimedia processors , 1999 .

[46]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[47]  D. Heidel,et al.  Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[48]  David L. Dill,et al.  Automatic synthesis of 3D asynchronous state machines , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[49]  M.A. Horowitz,et al.  Skew-tolerant domino circuits , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[50]  J. C. Ebergen.  Translating programs into delay-insensitive circuits , 1989 .

[51]  Steven M. Nowick,et al.  High-throughput asynchronous pipelines for fine-grain dynamic datapaths , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[52]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[53]  S.B. Furber,et al.  AMULET3 revealed , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[54]  Kees van Berkel,et al.  Single-track handshake signaling with application to micropipelines and handshake circuits , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[55]  Tam-Anh Chu,et al.  Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .

[56]  David L. Dill,et al.  Synthesis of asynchronous state machines using a local clock , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[57]  Ran Ginosar,et al.  RAPPID: an asynchronous instruction length decoder , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[58]  Jim D. Garside,et al.  AMULET3: a 100 MIPS asynchronous embedded processor , 2000, Proceedings 2000 International Conference on Computer Design.