Automatic dead-time adjustment CMOS mixed-signal circuit for a DCM-operated 3-level switching power converter

This work addresses a method to automatically adjust the dead-time between the power transistors transitions of a DCM-operated 3-level buck converter to avoid both the body-diode conduction and the shot-through current spike. A feedback loop is used to recursively adjust the dead-time depending on the indirect detection of both events. While the body-diode conduction event is detected by sensing the vx voltage, the shot-through event is detected by means of an observer of the power switches. The complete microelectronic scheme and layout for a 0.25 mura CMOS technology as well as the transistor-level simulation results validating the proposal are provided.

[1]  Gerard Villar Piqué.  Monolithic integration in standard cmos technologies of switching power converters for low power applications , 2007 .

[2]  Dragan Maksimovic,et al.  Sensorless optimization of dead times in dc–dc converters with synchronous rectifiers , 2006, IEEE Transactions on Power Electronics.

[3]  Philip T. Krein,et al.  Autonomous control technique for high-performance switches , 1992, IEEE Trans. Ind. Electron..

[4]  S. Mapus.  Predictive gate drive boosts synchronous dcidc power converter efficiency , 2003 .

[5]  F. Guinjoan,et al.  Quasi-optimum Efficiency in Output Voltage Hysteretic Control for a Buck Switching Converter with Wide Load Range , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[6]  Dragan Maksimovic,et al.  Control method for low-voltage DC power supply in battery-powered systems with power management , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[7]  A.V. Peterchev,et al.  Digital loss-minimizing multimode synchronous buck converter control , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[8]  P. T. Krein,et al.  Continuous-time optimization of gate timing for synchronous rectification , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[9]  Charles R. Sullivan,et al.  Synchronous rectification with adaptive timing control , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.