In-vehicle vision processors for driver assistance systems

This paper describes existing designs and future design trends of in-vehicle vision processors for driver assistance systems. First, requirements of vision processors for driver assistance systems are summarized. Next, the characteristics of vision tasks for safety are described. Then several in-vehicle vision processor LSI implementations are reviewed, and the design approach of one of them, the IMAPCAR highly parallel processor, is further described in detail. Finally, future trends of in-vehicle vision processors focusing on their architectures and application coverage expansion such as integration of vision for safety, Digital TV codec, and 3D graphics functions of future car navigation, are discussed.

[1]  J. Hart,et al.  Implementation of a 4/sup th/-generation 1.8GHz dual-core SPARC V9 microprocessor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  K. Maeda,et al.  Visconti: multi-VLIW image recognition processor based on configurable processor [obstacle detection applications] , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[3]  Shorin Kyo,et al.  Media Processing LSI Architectures for Automotives - Challenges and Future Trends - , 2007, IEICE Trans. Electron..

[4]  E. Alon,et al.  The implementation of a 2-core, multi-threaded itanium family processor , 2006, IEEE Journal of Solid-State Circuits.

[5]  I. Kuroda,et al.  A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  K Sakurai,et al.  IMPLEMENTATION OF OVERTAKING VEHICLE DETECTION USING IMAPCAR HIGHLY PARALLEL IMAGE PROCESSOR , 2006 .

[7]  Shorin Kyo,et al.  An integrated memory array processor architecture for embedded image recognition systems , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[8]  Shorin Kyo,et al.  A low-cost mixed-mode parallel processor architecture for embedded systems , 2007, ICS '07.

[9]  Shorin Kyo,et al.  Overtaking Vehicle Detection Method and Its Implementation Using IMAPCAR Highly Parallel Image Processor , 2007, IEICE Trans. Inf. Syst..

[10]  Shorin Kyo,et al.  A robust vehicle detecting and tracking system for wet weather conditions using the IMAP-VISION image processing board , 1999, Proceedings 199 IEEE/IEEJ/JSAI International Conference on Intelligent Transportation Systems (Cat. No.99TH8383).

[11]  Shorin Kyo,et al.  An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems , 2005, ISCA 2005.

[12]  Shoji Muramatsu,et al.  Image processing device for automotive vision systems , 2002, Intelligent Vehicle Symposium, 2002. IEEE.

[13]  Zehang Sun,et al.  On-road vehicle detection: a review , 2006, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[14]  S. Asano,et al.  A 4 GOPS 3 way-VLIW image recognition processor based on a configurable media-processor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).