Summary form only given. The ionized PVD technique is used for barrier and seed layer metallization in advanced IC wafers. It provides good sidewall and bottom coverage in via and trench structures, and it is promising to extend performance up to sub-mum technology. To control deposition and etching rates at substrate during liner and seed deposition process and provide optimal conditions for good coverage of the high aspect features an RF bias power is applied at substrate electrode. However, at increased pressures some of the sputtered material will be scattered back. Generally, it is accepted that during etching processes, some of the removed (etched) material returns to the surface of the substrate in the form of re-deposition. The ionized PVD is realized in pressure range from several mtorr to 90 mtorr. At very low pressures (<5 mT), this re-deposited amount has negligible impact on process performance and can be discounted. At pressures greater than 5 mT, the amount of re-deposition to the substrate can be significant and affect actual feature coverage. When substrate feature sizes are very small, the impact of re-deposition to the substrate can be obscure and feature etching performance unrealized. The re-deposited material to the substrate can have ionization properties very different from the original deposited material. To investigate the effect we developed a technique to isolate the redeposition from the actual etch rate performance to understand the impact of re-deposition on 60-200 nm features. The process pressure and table bias power were examined in wide range to investigate a re-deposition impact on etch uniformity. We develop a model to simulate this effect, and evaluated the re-deposition effect quantitatively at given process conditions
[1]
J. Hopwood,et al.
Magnetron sputter deposition with high levels of metal ionization
,
1993
.
[2]
Simulation and Characterization of IPVD System with External ICP Antenna
,
2007
.
[3]
Impact of target geometry on deposition uniformity in IPVD system
,
2006
.
[4]
S. Rossnagel,et al.
PVD for Microelectronics: Sputter Deposition Applied to Semiconductor Manufacturing
,
1999
.
[5]
W. Nicholas G. Hitchon.
Plasma Processes for Semiconductor Fabrication
,
1999
.
[6]
Jeffrey Hopwood,et al.
Ionized physical vapor deposition
,
2000
.
[7]
J. Hopwood,et al.
Mechanisms for highly ionized magnetron sputtering
,
1995
.
[8]
Xiang-Yang Liu,et al.
Molecular dynamics-based ion-surface interaction models for ionized physical vapor deposition feature scale simulations
,
1998
.
[9]
S. Rossnagel.
Thin film deposition with physical vapor deposition and related technologies
,
2003
.
[10]
Hideaki Adachi,et al.
Thin Film Materials Technology: Sputtering of Compound Materials
,
2004
.
[11]
S. Rossnagel.
Directional and ionized physical vapor deposition for microelectronics applications
,
1998
.