28 GHz Doherty Power Amplifier in CMOS SOI With 28% Back-Off PAE

A single-stage, symmetric Doherty power amplifier (PA) in 45 nm CMOS silicon on insulator at 28 GHz is presented. The PA achieves a saturated output power of 22.4 dBm, a peak power added efficiency (PAE) of 40%, and a 6 dB back-off PAE of 28%. High efficiency is attained due to low combiner losses of 0.5 dB, obtained using a recently developed combiner synthesis technique. A compact modeling approach for parasitic-extracted PA transistors is presented, which considerably reduced simulation time. The PA is based on two-stack power devices and occupies overall chip area of only 0.63 mm2, including pads.

[1]  Patrick Reynaert,et al.  A 32 GHz 20 dBm-PSAT transformer-based Doherty power amplifier for multi-Gb/s 5G applications in 28 nm bulk CMOS , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[2]  Christian Fager,et al.  Symmetrical Doherty Power Amplifier With Extended Efficiency Range , 2016, IEEE Transactions on Microwave Theory and Techniques.

[3]  Anh-Vu Pham,et al.  A Ka-band asymmetrical stacked-FET MMIC Doherty power amplifier , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[4]  Peter M. Asbeck,et al.  15 GHz Doherty Power Amplifier With RF Predistortion Linearizer in CMOS SOI , 2018, IEEE Transactions on Microwave Theory and Techniques.

[5]  Fei Wang,et al.  2.1 A 28GHz/37GHz/39GHz multiband linear Doherty power amplifier for 5G massive MIMO applications , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[6]  Christian Fager,et al.  Efficient Millimeter Wave Doherty PA Design Based on a Low-Loss Combiner Synthesis Technique , 2017, IEEE Microwave and Wireless Components Letters.