An area-efficient Ternary CAM design using floating gate transistors
暂无分享,去创建一个
[1] Mingjie Lin,et al. A low-power monolithically stacked 3D-TCAM , 2008, 2008 IEEE International Symposium on Circuits and Systems.
[2] Sang-Goo Jung,et al. Modeling of $V_{\rm th}$ Shift in nand Flash-Memory Cell Device Considering Crosstalk and Short-Channel Effects , 2008, IEEE Transactions on Electron Devices.
[3] Seokkiu Lee,et al. Highly reliable 26nm 64Gb MLC E2NAND (Embedded-ECC & Enhanced-efficiency) flash memory with MSP (Memory Signal Processing) controller , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.
[4] Paul D. Franzon,et al. FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).
[5] T. Nirschl,et al. A yield-optimized latch-type SRAM sense amplifier , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).
[6] John F. Wakerly,et al. Digital design - principles and practices , 1990, Prentice Hall Series in computer engineering.
[7] K. Pagiamtzis,et al. Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.
[8] Yunheub Song,et al. The threshold voltage fluctuation of one memory cell for the scaling-down NOR flash , 2010, 2010 2nd IEEE InternationalConference on Network Infrastructure and Digital Content.
[9] J. De Vos,et al. A scalable Stacked Gate NOR/NAND Flash Technology compatible with high-k and metal gates for sub 45nm generations , 2006, 2006 IEEE International Conference on IC Design and Technology.
[10] Vince Fuller,et al. Classless Inter-Domain Routing (CIDR): an Address Assignment and Aggregation Strategy , 1993, RFC.
[11] K. Takeuchi,et al. Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-State Drives (SSD) , 2009, IEEE Journal of Solid-State Circuits.
[12] R. Fowler,et al. Electron Emission in Intense Electric Fields , 1928 .
[13] Heeseung Jo,et al. A group-based wear-leveling algorithm for large-capacity flash memory storage systems , 2007, CASES '07.
[14] Charles A. Zukowski,et al. VLSI implementation of routing tables: tries and CAMs , 1991, IEEE INFCOM '91. The conference on Computer Communications. Tenth Annual Joint Comference of the IEEE Computer and Communications Societies Proceedings.
[15] C. G. Sodini,et al. A ternary content addressable search engine , 1989 .
[16] Devavrat Shah,et al. Fast Updating Algorithms for TCAMs , 2001, IEEE Micro.
[17] Jai Hyuk Song,et al. 32nm 3-bit 32Gb NAND Flash Memory with DPT (d̲ouble p̲atterning t̲echnology) process for mass production , 2010, 2010 Symposium on VLSI Technology.
[18] Engin Ipek,et al. A resistive TCAM accelerator for data-intensive computing , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[19] Sunil P. Khatri,et al. A fast ternary CAM design for IP networking applications , 2003, Proceedings. 12th International Conference on Computer Communications and Networks (IEEE Cat. No.03EX712).
[20] Paul Francis,et al. Fast routing table lookup using CAMs , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.
[21] Jan M. Rabaey,et al. Digital Integrated Circuits , 2003 .
[22] Eun-seok Choi,et al. Device considerations for high density and highly reliable 3D NAND flash cell in near future , 2012, 2012 International Electron Devices Meeting.
[23] Tutomu Murase,et al. A longest prefix match search engine for multi-gigabit IP processing , 2000, 2000 IEEE International Conference on Communications. ICC 2000. Global Convergence Through Communications. Conference Record.