Design of In AlN/GaN Heterostructure-Based Logic Cells
暂无分享,去创建一个
[1] H. Zirath,et al. A new empirical nonlinear model for HEMT and MESFET devices , 1992 .
[2] A. Schmitz,et al. High-Speed 501-Stage DCFL GaN Ring Oscillator Circuits , 2013, IEEE Electron Device Letters.
[3] D. McLaughlin,et al. GaN HFET digital circuit technology for harsh environments , 2003 .
[4] E. Beam,et al. Monolithically integrated E/D-mode InAlN HEMTs with ƒt/ƒmax > 200/220 GHz , 2012, Device Research Conference.
[5] K. Lau,et al. Monolithic integration of enhancement-and depletion-mode AlGaN/GaN HEMTs for GaN digital integrated circuits , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[6] Adele E. Schmitz,et al. GaN enhancement/depletion-mode FET logic for mixed signal applications , 2005 .
[7] J. Kuzmík,et al. Control of Threshold Voltage in GaN Based Metal–Oxide–Semiconductor High-Electron Mobility Transistors towards the Normally-Off Operation , 2013 .
[8] I. Angelov,et al. Extensions of the Chalmers nonlinear HEMT and MESFET model , 1996 .
[9] Toshiaki Masuhara,et al. A high-performance N-channel MOS-LSI using depletion-type load elements , 1971 .
[10] V. Palankovski,et al. Schottky-barrier normally off GaN/InAlN/AlN/GaN HEMT with selectively etched access region , 2013, IEEE Electron Device Letters.