An inexpensive method of detecting localised parametric defects in static RAM
暂无分享,去创建一个
[1] Vishwani D. Agrawal,et al. Tutorial test generation for VLSI chips , 1988 .
[2] Srinivas Devadas. Delay test generation for synchronous sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[3] Jacques Benkoski,et al. Computation of delay defect and delay fault probabilities using a statistical timing simulator , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[4] D.M.H. Walker. Tolerance of delay faults , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.