Efficient building block based RTL code generation from synchronous data flow graphs

This paper presents a RTL-HDL code generation from synchronous data-flow graphs which supports the building block based design of data-flow oriented ASIC systems. Here, additional interfacing and controlling hardware is generated to adapt non-matching interfacing properties. In order to reduce interface register cost, a retiming approach is taken to schedule optimum building block activation times. The code generation methodology is compared to an existing approach using different case studies.

[1]  E.A. Lee,et al.  Synthesis of parallel hardware implementations from synchronous dataflow graph specifications , 1996, Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers.

[2]  Charles E. Leiserson,et al.  Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .

[3]  Heinrich Meyr,et al.  Digital Receiver Design Using VHDL Generation From Data Flow Graphs , 1995, 32nd Design Automation Conference.

[4]  Heinrich Meyr,et al.  Digital communication receivers - synchronization, channel estimation, and signal processing , 1997, Wiley series in telecommunications and signal processing.

[5]  Heinrich Meyr,et al.  Mapping multirate dataflow to complex RT level hardware models , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.

[6]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[7]  J. A. Rowson,et al.  Blocking in a system on a chip , 1996 .